use of VHDL development of a UART of source code, to help highly value!

利用VHDL实现的UART
..................\UART 源码 (lattice version)
..................\...........................\uart_vhdl_lattice
..................\...........................\.................\intface.vhd
..................\...........................\.................\modem.vhd
..................\...........................\.................\rxcver.vhd
..................\...........................\.................\txmitt.vhd
..................\...........................\.................\uart_5kvg_top.vhd
..................\...........................\.................\uart_an_lattice.pdf
..................\...........................\.................\uart_int_tb.vhd
..................\...........................\.................\uart_rxerr_tb.vhd
..................\...........................\.................\uart_rx_tb.vhd
..................\...........................\.................\uart_top.vhd
..................\...........................\.................\uart_tx_tb.vhd
..................\uart 源码 (Verilog).zip
..................\uart 源码 (VHDL).zip
..................\uart16550.tar.gz

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．