Introduction - If you have any usage issues, please Google them yourself
Packet : HWaccel_BloomFTL-master.zip filelist
HWaccel_BloomFTL-master/
HWaccel_BloomFTL-master/verilog/
HWaccel_BloomFTL-master/verilog/Verilog_pattern_checker_description.pdf
HWaccel_BloomFTL-master/verilog/Verilog_pattern_checker_description.pptx
HWaccel_BloomFTL-master/verilog/blockcmp_input.txt
HWaccel_BloomFTL-master/verilog/design.sv
HWaccel_BloomFTL-master/verilog/testbench.sv
HWaccel_BloomFTL-master/verilog/ver1.1_NoDynamicLoop/
HWaccel_BloomFTL-master/verilog/ver1.1_NoDynamicLoop/design.sv
HWaccel_BloomFTL-master/verilog/ver1.1_NoDynamicLoop/testbench.sv
HWaccel_BloomFTL-master/verilog/ver2.0_realset/
HWaccel_BloomFTL-master/verilog/ver2.0_realset/design.sv
HWaccel_BloomFTL-master/verilog/ver2.0_realset/testbench.sv
HWaccel_BloomFTL-master/verilog/ver2.1_nomacro/
HWaccel_BloomFTL-master/verilog/ver2.1_nomacro/design.sv
HWaccel_BloomFTL-master/verilog/ver2.1_nomacro/testbench.sv
HWaccel_BloomFTL-master/verilog/ver2.2_noforinblock/
HWaccel_BloomFTL-master/verilog/ver2.2_noforinblock/design.sv
HWaccel_BloomFTL-master/verilog/ver2.2_noforinblock/testbench.sv
HWaccel_BloomFTL-master/verilog/ver3.0_onlytruebit/
HWaccel_BloomFTL-master/verilog/ver3.0_onlytruebit/design.sv
HWaccel_BloomFTL-master/verilog/ver3.0_onlytruebit/testbench.sv