A fast connected component labeling algorithm based on FPGA is presented for high speed image processing on the condition that the images are continuous without horizontal blanking. Using run length code to optimize image labeling, the labels’number and length of equivalent table can be reduced. And the component’s features can also be extracted during run length coding. Then using the way of scanning every pixel, the connected labels can be linked in a single clock period. Finally the labels and features are merged in the procedure of equivalent table combination. The FPGA simulation results indicate that, when connected component labeling and features extraction for a continuous binary image are in progress, the processing time just includes the image input time and the equivalents table combination time. It is more efficient than others and suitable for fast image recognition and tracking

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．