Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2015-07-21
  • Size : 6.35mb
  • Downloaded :0次
  • Author :刘****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Light water section of the state machine and the two-stage type description description description of Verilog source code as well as three-
Packet file list
(Preview for download)


water_led_state
...............\db
...............\..\logic_util_heursitic.dat
...............\..\prev_cmp_top.qmsg
...............\..\top.cbx.xml
...............\..\top.cmp.rdb
...............\..\top.cmp_merge.kpt
...............\..\top.db_info
...............\..\top.hier_info
...............\..\top.hif
...............\..\top.ipinfo
...............\..\top.lpc.html
...............\..\top.lpc.rdb
...............\..\top.lpc.txt
...............\..\top.map.ammdb
...............\..\top.map.bpm
...............\..\top.map.cdb
...............\..\top.map.hdb
...............\..\top.map.kpt
...............\..\top.map.logdb
...............\..\top.map.qmsg
...............\..\top.map.rdb
...............\..\top.map_bb.cdb
...............\..\top.map_bb.hdb
...............\..\top.map_bb.logdb
...............\..\top.pre_map.hdb
...............\..\top.pti_db_list.ddb
...............\..\top.root_partition.map.reg_db.cdb
...............\..\top.rtlv.hdb
...............\..\top.rtlv_sg.cdb
...............\..\top.rtlv_sg_swap.cdb
...............\..\top.sgdiff.cdb
...............\..\top.sgdiff.hdb
...............\..\top.sld_design_entry.sci
...............\..\top.sld_design_entry_dsc.sci
...............\..\top.smart_action.txt
...............\..\top.smp_dump.txt
...............\..\top.syn_hier_info
...............\..\top.tis_db_list.ddb
...............\..\top.tmw_info
...............\incremental_db
...............\..............\README
...............\..............\compiled_partitions
...............\..............\...................\top.db_info
...............\..............\...................\top.root_partition.map.cdb
...............\..............\...................\top.root_partition.map.dpi
...............\..............\...................\top.root_partition.map.hbdb.cdb
...............\..............\...................\top.root_partition.map.hbdb.hb_info
...............\..............\...................\top.root_partition.map.hbdb.hdb
...............\..............\...................\top.root_partition.map.hbdb.sig
...............\..............\...................\top.root_partition.map.hdb
...............\..............\...................\top.root_partition.map.kpt
...............\output_files
...............\............\top.done
...............\............\top.flow.rpt
...............\............\top.map.rpt
...............\............\top.map.summary
...............\simulation
...............\..........\modelsim
...............\..........\........\modelsim.ini
...............\..........\........\msim_transcript
...............\..........\........\rtl_work
...............\..........\........\........\_info
...............\..........\........\........\_temp
...............\..........\........\........\_vmake
...............\..........\........\........\tb_top
...............\..........\........\........\......\_primary.dat
...............\..........\........\........\......\_primary.dbs
...............\..........\........\........\......\_primary.vhd
...............\..........\........\........\......\verilog.prw
...............\..........\........\........\......\verilog.psm
...............\..........\........\........\top
...............\..........\........\........\...\_primary.dat
...............\..........\........\........\...\_primary.dbs
...............\..........\........\........\...\_primary.vhd
...............\..........\........\........\...\verilog.prw
...............\..........\........\........\...\verilog.psm
...............\..........\........\top_run_msim_rtl_verilog.do
...............\..........\........\top_run_msim_rtl_verilog.do.bak
...............\..........\........\top_run_msim_rtl_verilog.do.bak1
...............\..........\........\vsim.wlf
...............\tb_top.v
...............\top.qpf
...............\top.qsf
...............\top.qws
...............\top.v
...............\top.v.bak
...............\top_nativelink_simulation.rpt
water_led_state_2
.................\db
.................\..\logic_util_heursitic.dat
.................\..\prev_cmp_top.qmsg
.................\..\top.asm.qmsg
...........
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.