Introduction - If you have any usage issues, please Google them yourself
The register is 32 bits and gives 16 random bits (low half). A subsequent read will delay the core for 400ns, so we just read once and accept the very unlikely very small delay, even if wait==0.