The project file code is used to implement an FPGA-based I2C communication experiment, the portability

I2C code Base on FPGA\bench\CVS\Entries
......................\.....\...\Repository
......................\.....\...\Root
......................\.....\verilog\CVS\Entries
......................\.....\.......\...\Repository
......................\.....\.......\...\Root
......................\.....\.......\i2c_slave_model.v
......................\.....\.......\i2c_slave_model.v.bak
......................\.....\.......\spi_slave_model.v
......................\.....\.......\spi_slave_model.v.bak
......................\.....\.......\tst_bench_top.v
......................\.....\.......\tst_bench_top.v.bak
......................\.....\.......\wb_master_model.v
......................\.....\.......\wb_master_model.v.bak
......................\CVS\Entries
......................\...\Repository
......................\...\Root
......................\doc\CVS\Entries
......................\...\...\Repository
......................\...\...\Root
......................\...\i2c_specs.pdf
......................\...\src\CVS\Entries
......................\...\...\...\Repository
......................\...\...\...\Root
......................\...\...\I2C_specs.doc
......................\rtl\CVS\Entries
......................\...\...\Repository
......................\...\...\Root
......................\...\verilog\CVS\Entries
......................\...\.......\...\Repository
......................\...\.......\...\Root
......................\...\.......\i2c_master_bit_ctrl.v
......................\...\.......\i2c_master_bit_ctrl.v.bak
......................\...\.......\i2c_master_byte_ctrl.v
......................\...\.......\i2c_master_byte_ctrl.v.bak
......................\...\.......\i2c_master_defines.v
......................\...\.......\i2c_master_top.v
......................\...\.......\i2c_master_top.v.bak
......................\...\.......\timescale.v
......................\...\.hdl\CVS\Entries
......................\...\....\...\Repository
......................\...\....\...\Root
......................\...\....\I2C.VHD
......................\...\....\i2c_master_bit_ctrl.vhd
......................\...\....\i2c_master_byte_ctrl.vhd
......................\...\....\i2c_master_top.vhd
......................\...\....\readme
......................\...\....\tst_ds1621.vhd
......................\sim\CVS\Entries
......................\...\...\Repository
......................\...\...\Root
......................\...\i2c.cr.mti
......................\...\i2c.mpf
......................\...\..._verilog\CVS\Entries
......................\...\...........\...\Repository
......................\...\...........\...\Root
......................\...\...........\run\bench.vcd
......................\...\...........\...\CVS\Entries
......................\...\...........\...\...\Repository
......................\...\...........\...\...\Root
......................\...\...........\...\INCA_libs\CVS\Entries
......................\...\...........\...\.........\...\Repository
......................\...\...........\...\.........\...\Root
......................\...\...........\...\ncverilog.key
......................\...\...........\...\ncverilog.log
......................\...\...........\...\run
......................\...\...........\...\waves\CVS\Entries
......................\...\...........\...\.....\...\Repository
......................\...\...........\...\.....\...\Root
......................\...\vsim.wlf
......................\...\work\@m@a@x@i@i_@p@r@i@m_@d@f@f@e\verilog.asm
......................\...\....\............................\_primary.dat
......................\...\....\............................\_primary.vhd
......................\...\....\delay\verilog.asm
......................\...\....\.....\_primary.dat
......................\...\....\.....\_primary.vhd
......................\...\....\i2c_master_bit_ctrl\verilog.asm
......................\...\....\...................\_primary.dat
......................\...\....\...................\_primary.vhd
......................\...\....\............yte_ctrl\verilog.asm
......................\...\....\....

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．