“fifo_control.v” Module FIFO_CONTROL includes control logic for single FIFO. It consists of read and write address generation and full, almost full, empty and almost empty status generation. It also generates read and write allow signals, which are used for enabling/disabling memory used for FIFO. Control logic can be used for independent read and write clocks.

PCI的IP core\pci\bus_commands.v
............\...\bus_commands.vPreview
............\...\conf_space\conf_space.v
............\...\..........\conf_space.vPreview
............\...\..........\CVS\Entries
............\...\..........\...\Repository
............\...\..........\...\Root
............\...\constants.v
............\...\constants.v.bak
............\...\constants.vPreview
............\...\CVS\Entries
............\...\...\Entries.Log
............\...\...\Repository
............\...\...\Root
............\...\Decoder\CVS\Entries
............\...\.......\...\Repository
............\...\.......\...\Root
............\...\.......\decoder.v.TXT
............\...\.......\defines.v
............\...\.......\defines.vPreview
............\...\.......\readme.txt
............\...\.......\tb_decoder.v
............\...\.......\tb_decoder.vPreview
............\...\.......\tb_defines.v
............\...\.......\tb_defines.vPreview
............\...\delayed_sync\CVS\Entries
............\...\............\...\Repository
............\...\............\...\Root
............\...\............\delayed_sync.v
............\...\............\delayed_sync.vPreview
............\...\............\READ_ME.txt
............\...\.ocs\CVS\Entries
............\...\....\...\Repository
............\...\....\...\Root
............\...\....\pci_specification.pdf
............\...\.river\CVS\Entries
............\...\......\...\Repository
............\...\......\...\Root
............\...\......\README.txt
............\...\......\sdram_test
............\...\......\sdram_test.c
............\...\......\spartan_drv-2.2.o
............\...\......\spartan_drv-2.4.o
............\...\......\spartan_drv.c
............\...\......\spartan_kint.h
............\...\FIFOs\CVS\Entries
............\...\.....\...\Repository
............\...\.....\...\Root
............\...\.....\dp_async_ram.v
............\...\.....\dp_async_ram.vPreview
............\...\.....\dp_sram.v
............\...\.....\dp_sram.vPreview
............\...\.....\fifo_control.v
............\...\.....\fifo_control.vPreview
............\...\.....\pciw_pcir_fifos.v
............\...\.....\pciw_pcir_fifos.vPreview
............\...\.....\pci_tb.v
............\...\.....\pci_tb.vPreview
............\...\.....\read_me.pdf
............\...\.....\wbw_wbr_fifos.v
............\...\.....\wbw_wbr_fifos.vPreview
............\...\.....\wb_tb.v
............\...\.....\wb_tb.vPreview
............\...\conf_space\CVS
............\...\Decoder\CVS
............\...\delayed_sync\CVS
............\...\.ocs\CVS
............\...\.river\CVS
............\...\FIFOs\CVS
............\...\conf_space
............\...\CVS
............\...\Decoder
............\...\delayed_sync
............\...\docs
............\...\driver
............\...\FIFOs
............\pci
PCI的IP core

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．