Introduction - If you have any usage issues, please Google them yourself
This paper describes an approach to using Accellera s UVM, the
Universal Verification Methodology, for functional verification by
mainstream users. The goal is to identify a minimal set of concepts
sufficient for constrained random coverage-driven verification in
order to ease the learning experience for engineers coming from a
hardware design background who do not have extensive objectoriented programming skills. We describe coding guidelines to
address the canonical structure of a UVM component and a UVM
transaction, the construction of the UVM component hierarchy, the
interface with the design-under-test, the use of UVM sequences, and
the use of the factory and configuration mechanisms.