10 days with verilog achieve MIPS_cpu, within a clear structure diagram. Good cpu design learning materials!

OpenMIPS_VerilogHDL_Study_v1.1\min_sopc\data_ram.v
..............................\........\inst_rom.v
..............................\........\openmips_min_sopc.v
..............................\openmips模块连接关系图.vsd
..............................\rtl\cp0_reg.v
..............................\...\ctrl.v
..............................\...\defines.v
..............................\...\div.v
..............................\...\ex.v
..............................\...\ex_mem.v
..............................\...\hilo_reg.v
..............................\...\id.v
..............................\...\id_ex.v
..............................\...\if_id.v
..............................\...\LLbit_reg.v
..............................\...\mem.v
..............................\...\mem_wb.v
..............................\...\openmips.v
..............................\...\pc_reg.v
..............................\...\regfile.v
..............................\testbench\openmips_min_sopc_tb.v
..............................\min_sopc
..............................\rtl
..............................\testbench
OpenMIPS_VerilogHDL_Study_v1.1

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．