Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2014-04-09
  • Size : 1.28mb
  • Downloaded :0次
  • Author :王****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
The FPGA implemented in the DSB AM modulation with Modelsim simulation, the actual test: the carrier frequency, and modulation signal frequency is adjustable.
Packet file list
(Preview for download)


DSB
...\Code
...\....\AM.v
...\....\AM_tb.v
...\....\AM_tb.v.bak
...\....\CarrierWave.v
...\....\ModulateWave.v
...\....\ModulateWave.v.bak
...\....\Mult_10bs.v
...\....\Mult_14BS.v
...\....\sin.mif
...\....\sin_rom_10b.v
...\Modelsim
...\........\DSB.mpf
...\........\sin.mif
...\........\sin.ver
...\........\vsim.wlf
...\........\work
...\........\....\@a@m
...\........\....\....\verilog.asm
...\........\....\....\verilog.rw
...\........\....\....\_primary.dat
...\........\....\....\_primary.dbs
...\........\....\....\_primary.vhd
...\........\....\@carrier@wave
...\........\....\.............\verilog.asm
...\........\....\.............\verilog.rw
...\........\....\.............\_primary.dat
...\........\....\.............\_primary.dbs
...\........\....\.............\_primary.vhd
...\........\....\@modulate@wave
...\........\....\..............\verilog.asm
...\........\....\..............\verilog.rw
...\........\....\..............\_primary.dat
...\........\....\..............\_primary.dbs
...\........\....\..............\_primary.vhd
...\........\....\@mult_10bs
...\........\....\..........\verilog.asm
...\........\....\..........\verilog.rw
...\........\....\..........\_primary.dat
...\........\....\..........\_primary.dbs
...\........\....\..........\_primary.vhd
...\........\....\@mult_14@b@s
...\........\....\............\verilog.asm
...\........\....\............\verilog.rw
...\........\....\............\_primary.dat
...\........\....\............\_primary.dbs
...\........\....\............\_primary.vhd
...\........\....\m_tb
...\........\....\....\verilog.asm
...\........\....\....\verilog.rw
...\........\....\....\_primary.dat
...\........\....\....\_primary.dbs
...\........\....\....\_primary.vhd
...\........\....\sin_rom_10b
...\........\....\...........\verilog.asm
...\........\....\...........\verilog.rw
...\........\....\...........\_primary.dat
...\........\....\...........\_primary.dbs
...\........\....\...........\_primary.vhd
...\........\....\_info
...\........\....\_temp
...\........\....\_vmake
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.