Introduction - If you have any usage issues, please Google them yourself
Module-5 counter is from 0 to 4 repeat count. That is to say, it has to experience 5 state, the output from 000 to 100 and then to 000. Using the Verilog statement in this experiment to describe.