Introduction - If you have any usage issues, please Google them yourself
FPGA procedures, verilog HDL language, includes an AD converter and serial transmission program, since a wide range of AD chip timing are different, so the main reference serial transmission program. This program written using quartus ii 13.0.