Verilog and matlab code of wireless communication on FPGA design.

无线通信FPGA设计Matlab Verilog代码
..................................\05805
..................................\.....\Verilog代码
..................................\.....\...........\6、7.doc
..................................\.....\...........\c10
..................................\.....\...........\...\10-2
..................................\.....\...........\...\....\mult.xco
..................................\.....\...........\...\....\mydds.xco
..................................\.....\...........\...\....\square_syn.v
..................................\.....\...........\...\10-4
..................................\.....\...........\...\....\coastas_dds.v
..................................\.....\...........\...\....\costas_lf.v
..................................\.....\...........\...\....\costas_loop.v
..................................\.....\...........\...\....\costas_lpf.v
..................................\.....\...........\...\....\costas_mult.v
..................................\.....\...........\...\....\err_mult.v
..................................\.....\...........\...\....\fir_lpf.xco
..................................\.....\...........\...\....\mult.xco
..................................\.....\...........\...\....\my_dds.xco
..................................\.....\...........\...\10-6
..................................\.....\...........\...\....\de_mult.xco
..................................\.....\...........\...\....\dearly_sub.v
..................................\.....\...........\...\....\dedds.v
..................................\.....\...........\...\....\delay_early_gate.v
..................................\.....\...........\...\....\eddds.xco
..................................\.....\...........\...\....\iir.v
..................................\.....\...........\...\....\iir1.v
..................................\.....\...........\...\10-8
..................................\.....\...........\...\....\baker.v
..................................\.....\...........\c11
..................................\.....\...........\...\11-10
..................................\.....\...........\...\.....\div16.xco
..................................\.....\...........\...\.....\fir_rls.v
..................................\.....\...........\...\.....\rlsmult.xco
..................................\.....\...........\...\.....\shiftreg25.xco
..................................\.....\...........\...\.....\shiftreg28.xco
..................................\.....\...........\...\.....\shiftreg3.xco
..................................\.....\...........\...\11-12
..................................\.....\...........\...\.....\dfe_filter.v
..................................\.....\...........\...\.....\dfe_mult.xco
..................................\.....\...........\...\11-14
..................................\.....\...........\...\.....\aa_adder.xco
..................................\.....\...........\...\.....\aa_bram.xco
..................................\.....\...........\...\.....\aa_cmult.xco
..................................\.....\...........\...\.....\ad_a.v
..................................\.....\...........\...\.....\shift16.xco
..................................\.....\...........\...\11-2
..................................\.....\...........\...\....\fir_lms.v
..................................\.....\...........\...\11-3
..................................\.....\...........\...\....\fir_pipline_lms.v
..................................\.....\...........\...\....\lmsmult.xco
..................................\.....\...........\...\11-5
..................................\.....\...........\...\....\mult.xco
..................................\.....\...........\...\....\shiftreg4.xco
..................................\.....\...........\...\....\sign_fir_lms.v
..................................\.....\...........\...\11-8
..................................\.....\...........\...\....\blockconnect.v
..................................\.....\...........\...\....\cmult.v
..................................\.....\...........\...\....\

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．