QII- VERILOG boutique serial source, there are a variety of different settings, data bits, stop bits, parity bit adjustable.

uart_verilog\74segled.v.bak
............\rcvr.bsf
............\rcvr.v
............\rcvr.v.bak
............\segmain.bsf
............\segmain.v
............\setup.tcl
............\setup.tcl.bak
............\txmit.bsf
............\txmit.v
............\txmit.v.bak
............\uart.bsf
............\uart.v
............\uart.v.bak
............\uart_send.bsf
............\uart_send.v
............\uart_send.v.bak
............\uart_v.asm.rpt
............\uart_v.bdf
............\uart_v.done
............\uart_v.fit.rpt
............\uart_v.fit.smsg
............\uart_v.fit.summary
............\uart_v.flow.rpt
............\uart_v.map.rpt
............\uart_v.map.smsg
............\uart_v.map.summary
............\uart_v.pin
............\uart_v.pof
............\uart_v.qpf
............\uart_v.qsf
............\uart_v.qws
............\uart_v.sof
............\uart_v.sta.rpt
............\uart_v.sta.summary
............\uart_v.tan.rpt
............\uart_v.tan.summary
uart_verilog

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．