Introduction - If you have any usage issues, please Google them yourself
Translate BLIF(Berkeley Logic Interchange Format)circuit to VHDL description, the translator need perl environment to run. Please check you have related tools.
Also include a offical document about BLIF explanation.