Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

spi_vmm1.2

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2013-11-21
  • Size : 1.77mb
  • Downloaded :0次
  • Author :Tia***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
The example SPI testbench code of the VMM1.2
Packet file list
(Preview for download)


spi\tags\asyst_2\rtl\verilog\spi_clgen.v
...\....\.......\...\.......\spi_defines.v
...\....\.......\...\.......\spi_shift.v
...\....\.......\...\.......\spi_top.v
...\....\.......\...\.......\timescale.v
...\....\......3\rtl\verilog\spi_clgen.v
...\....\.......\...\.......\spi_defines.v
...\....\.......\...\.......\spi_shift.v
...\....\.......\...\.......\spi_top.v
...\....\.......\...\.......\timescale.v
...\....\initial\bench\verilog\spi_slave_model.v
...\....\.......\.....\.......\tb_spi_top.v
...\....\.......\.....\.......\wb_master_model.v
...\....\.......\doc\src\spi.doc
...\....\.......\rtl\verilog\spi_clgen.v
...\....\.......\...\.......\spi_defines.v
...\....\.......\...\.......\spi_shift.v
...\....\.......\...\.......\spi_top.v
...\....\.......\...\.......\timescale.v
...\....\.......\sim\run\sim
...\....\.......\...\...\tcl.scr
...\....\rel_1\bench\verilog\spi_slave_model.v
...\....\.....\.....\.......\tb_spi_top.v
...\....\.....\.....\.......\wb_master_model.v
...\....\.....\doc\spi.pdf
...\....\.....\...\.rc\spi.doc
...\....\.....\rtl\verilog\spi_clgen.v
...\....\.....\...\.......\spi_defines.v
...\....\.....\...\.......\spi_shift.v
...\....\.....\...\.......\spi_top.v
...\....\.....\...\.......\timescale.v
...\....\.....\sim\run\sim
...\....\.....\...\...\tcl.scr
...\....\....2\bench\verilog\spi_slave_model.v
...\....\.....\.....\.......\tb_spi_top.v
...\....\.....\.....\.......\wb_master_model.v
...\....\.....\doc\spi.pdf
...\....\.....\...\.rc\spi.doc
...\....\.....\rtl\verilog\spi_clgen.v
...\....\.....\...\.......\spi_defines.v
...\....\.....\...\.......\spi_shift.v
...\....\.....\...\.......\spi_top.v
...\....\.....\...\.......\timescale.v
...\....\.....\sim\run\sim
...\....\.....\...\...\tcl.scr
...\....\....3\bench\verilog\spi_slave_model.v
...\....\.....\.....\.......\tb_spi_top.v
...\....\.....\.....\.......\wb_master_model.v
...\....\.....\doc\spi.pdf
...\....\.....\...\.rc\spi.doc
...\....\.....\rtl\verilog\spi_clgen.v
...\....\.....\...\.......\spi_defines.v
...\....\.....\...\.......\spi_shift.v
...\....\.....\...\.......\spi_top.v
...\....\.....\...\.......\timescale.v
...\....\.....\sim\run\sim
...\....\.....\...\...\tcl.scr
...\....\....4\bench\verilog\spi_slave_model.v
...\....\.....\.....\.......\tb_spi_top.v
...\....\.....\.....\.......\wb_master_model.v
...\....\.....\doc\spi.pdf
...\....\.....\...\.rc\spi.doc
...\....\.....\rtl\verilog\spi_clgen.v
...\....\.....\...\.......\spi_defines.v
...\....\.....\...\.......\spi_shift.v
...\....\.....\...\.......\spi_top.v
...\....\.....\...\.......\timescale.v
...\....\.....\sim\run\sim
...\....\.....\...\...\tcl.scr
...\....\....5\bench\verilog\spi_slave_model.v
...\....\.....\.....\.......\tb_spi_top.v
...\....\.....\.....\.......\wb_master_model.v
...\....\.....\doc\spi.pdf
...\....\.....\...\.rc\spi.doc
...\....\.....\rtl\verilog\spi_clgen.v
...\....\.....\...\.......\spi_defines.v
...\....\.....\...\.......\spi_shift.v
...\....\.....\...\.......\spi_top.v
...\....\.....\...\.......\timescale.v
...\....\.....\sim\run\sim
...\....\.....\...\...\tcl.scr
...\....\....6\bench\verilog\spi_slave_model.v
...\....\.....\.....\.......\tb_spi_top.v
...\....\.....\.....\.......\wb_master_model.v
...\....\.....\doc\spi.pdf
...\....\.....\...\.rc\spi.doc
...\....\.....\rtl\verilog\spi_clgen.v
...\....\.....\...\.......\spi_defines.v
...\....\.....\...\.......\spi_shift.v
...\....\.....\...\.......\spi_top.v
...\....\.....\...\.......\timescale.v
...\....\.....\sim\run\sim
...\....\.....\...\...\tcl.scr
...\....\....7\bench\verilog\spi_slave_model.v
...\....\.....\.....\.......\tb_spi_top.v
...\....\.....\.....\.......\wb_master_model.v
...\....\.....\doc\spi.pdf
...\....\.....\...\.rc\spi.doc
...\....\.....\rtl\verilog\spi_clgen.v
...\....\.....\...\.......\spi_defines.v
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.