Introduction - If you have any usage issues, please Google them yourself
This application note describes the implementation of SERDES Framer Interface Level 5
(SFI-5) [Ref 1] in a Virtex-6 XC6VLX240T FPGA. SFI-5 is a standard defined by the Optical
Internetworking Forum (OIF). The interface must operate bidirectionally at a payload data rate
of 40 Gb/s with 0–25 forward error correction (FEC) overhead, up to a maximum of 50 Gb/s.
The interface consists of 17 bidirectional GTX transceivers and logic to compensate skew
differences between the transmission paths of the data channels.