Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

LatticeMico8_v3_1_VHDL

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2013-08-13
  • Size : 1.34mb
  • Downloaded :0次
  • Author :史****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Open 8bit cpu IP from Lattice.
Packet file list
(Preview for download)


LatticeMico8_v3_1_VHDL\models
......................\......\e2
......................\......\..\sim
......................\......\..\...\ORCACOMP.vhd
......................\......\..\...\ORCA_CMB.vhd
......................\......\..\...\ORCA_CNT.vhd
......................\......\..\...\ORCA_IO.vhd
......................\......\..\...\ORCA_LUT.vhd
......................\......\..\...\ORCA_MEM.vhd
......................\......\..\...\ORCA_MISC.vhd
......................\......\..\...\ORCA_SEQ.vhd
......................\......\..\...\pmi_def.vhd
......................\......\..\...\prom.vhd
......................\......\..\syn
......................\......\..\...\ec.vhd
......................\......\pmi_work
......................\......\........\@add@sign
......................\......\........\.........\verilog.psm
......................\......\........\.........\_primary.dat
......................\......\........\.........\_primary.vhd
......................\......\........\@add@un@sign
......................\......\........\............\verilog.psm
......................\......\........\............\_primary.dat
......................\......\........\............\_primary.vhd
......................\......\........\@mult@add@sub
......................\......\........\.............\verilog.psm
......................\......\........\.............\_primary.dat
......................\......\........\.............\_primary.vhd
......................\......\........\@mult@sign
......................\......\........\..........\verilog.psm
......................\......\........\..........\_primary.dat
......................\......\........\..........\_primary.vhd
......................\......\........\@mult@sign@pipe
......................\......\........\...............\verilog.psm
......................\......\........\...............\_primary.dat
......................\......\........\...............\_primary.vhd
......................\......\........\@mult@un@sign
......................\......\........\.............\verilog.psm
......................\......\........\.............\_primary.dat
......................\......\........\.............\_primary.vhd
......................\......\........\@mult@un@sign@pipe
......................\......\........\..................\verilog.psm
......................\......\........\..................\_primary.dat
......................\......\........\..................\_primary.vhd
......................\......\........\@sub@sign
......................\......\........\.........\verilog.psm
......................\......\........\.........\_primary.dat
......................\......\........\.........\_primary.vhd
......................\......\........\@sub@un@sign
......................\......\........\............\verilog.psm
......................\......\........\............\_primary.dat
......................\......\........\............\_primary.vhd
......................\......\........\pmi_add
......................\......\........\.......\verilog.psm
......................\......\........\.......\_primary.dat
......................\......\........\.......\_primary.vhd
......................\......\........\pmi_addsub
......................\......\........\..........\verilog.psm
......................\......\........\..........\_primary.dat
......................\......\........\..........\_primary.vhd
......................\......\........\pmi_addsub_sign
......................\......\........\...............\verilog.psm
......................\......\........\...............\_primary.dat
......................\......\........\...............\_primary.vhd
......................\......\........\pmi_addsub_unsign
......................\......\........\.................\verilog.psm
......................\......\........\.................\_primary.dat
......................\......\........\.................\_primary.vhd
......................\......\........\pmi_add_sign
......................\......\........\............\verilog.psm
......................\......\........\........
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.