-
Category : VHDL-FPGA-Verilog
Tags :
- Update : 2013-05-23
- Size : 23kb
- Downloaded :0次
- Author :郝***
- About :
Nobody
- PS : If download it fails, try it again. Download again for free!
Introduction - If you have any usage issues, please Google them yourself
Adder input signal: the real part of the input number Ra, Rb, Rc, Rd, imaginary part Ia, Ib, Ic, Id data width is 19 each adder array can only send to one of the operands, including real numbers R (19bit), the imaginary part I (19bit) operational data a, c, b, d in order continuously fed, the adder column to be serial-parallel conversion. CP pulse. Output signal: Outputs the real part of Ra ' , Rb' , Rc ' , Rd' , the imaginary part of Ia ' , Ib' , Ic ' , Id' data width is 21.
Packet file list
(Preview for download)
h2\h2\0h2.mgf
..\..\1h2.mgf
..\..\3h2.mgf
..\..\bde.set
..\..\compilation.order
..\..\......e\contents.lib~h2
..\..\.......\h2.cmd
..\..\.......\h2.epr
..\..\.......\h2.erf
..\..\.......\sources.sth
..\..\.......\vsim.log
..\..\compile.cfg
..\..\Edfmap.ini
..\..\elaboration.log
..\..\h2.adf
..\..\h2.LIB
..\..\h2.wsp
..\..\log\console.log
..\..\projlib.cfg
..\..\src\alu2.vhd
..\..\...\alu2_test.vhd
..\..\...\transcript
..\..\...\untitled.asdb
..\..\...\untitled.awc
..\..\...\wave.asdb
..\..\synthesis.order
..\h2.aws
..\h2.wsw
..\library.cfg
..\h2\compile
..\..\log
..\..\src
..\h2
h2
Related instructions
- We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
- The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
- Please use Winrar for decompression tools
- If download fail, Try it againg or Feedback to us.
- If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
- Before downloading, you can inquire through the uploaded person information