the xilinx EDK virtex II xc2vp30 user-defined IP core led light experiment

test_myip\bitinit.log
.........\.lkdiagram\svg10.dtd
.........\..........\system.css
.........\..........\system.html
.........\..........\system.svg
.........\clock_generator_0.log
.........\data\system.ucf
.........\.rivers\test_myip_v1_00_a\data\test_myip_v2_1_0.mdd
.........\.......\.................\....\test_myip_v2_1_0.tcl
.........\.......\.................\src\Makefile
.........\.......\.................\...\test_myip.c
.........\.......\.................\...\test_myip.h
.........\.......\.................\...\test_myip_selftest.c
.........\etc\bitgen.ut
.........\...\download.cmd
.........\...\fast_runtime.opt
.........\hdl\clock_generator_0_wrapper.vhd
.........\...\elaborate\plb_bram_if_cntlr_1_bram_elaborate_v1_00_a\hdl\vhdl\plb_bram_if_cntlr_1_bram_elaborate.vhd
.........\...\jtagppc_cntlr_0_wrapper.vhd
.........\...\led_wrapper.vhd
.........\...\plb0_wrapper.vhd
.........\...\plb_bram_if_cntlr_1_bram_wrapper.vhd
.........\...\ppc405_0_wrapper.vhd
.........\...\proc_sys_reset_0_wrapper.vhd
.........\...\push_wrapper.vhd
.........\...\rs232_uart_1_wrapper.vhd
.........\...\system.vhd
.........\...\system_stub.vhd
.........\...\test_myip_0_wrapper.vhd
.........\...\xps_bram_if_cntlr_1_wrapper.vhd
.........\implementation\bitgen.ut
.........\..............\cache\cache.cat
.........\..............\.....\clock_generator_0_wrapper.ngc
.........\..............\.....\jtagppc_cntlr_0_wrapper.ngc
.........\..............\.....\led_wrapper.ngc
.........\..............\.....\plb0_wrapper.ngc
.........\..............\.....\plb_bram_if_cntlr_1_bram_wrapper.ngc
.........\..............\.....\ppc405_0_wrapper.ngc
.........\..............\.....\proc_sys_reset_0_wrapper.ngc
.........\..............\.....\push_wrapper.ngc
.........\..............\.....\rs232_uart_1_wrapper.ngc
.........\..............\.....\test_myip_0_wrapper.ngc
.........\..............\.....\xps_bram_if_cntlr_1_wrapper.ngc
.........\..............\clock_generator_0_wrapper.ngc
.........\..............\clock_generator_0_wrapper.ngc_xst.xrpt
.........\..............\clock_generator_0_wrapper_vhdl.prj
.........\..............\download.bit
.........\..............\fpga.flw
.........\..............\jtagppc_cntlr_0_wrapper.ngc
.........\..............\jtagppc_cntlr_0_wrapper.ngc_xst.xrpt
.........\..............\jtagppc_cntlr_0_wrapper_vhdl.prj
.........\..............\led_wrapper.ngc
.........\..............\led_wrapper.ngc_xst.xrpt
.........\..............\led_wrapper_vhdl.prj
.........\..............\netlist.lst
.........\..............\plb0_wrapper.ngc
.........\..............\plb0_wrapper.ngc_xst.xrpt
.........\..............\plb0_wrapper_vhdl.prj
.........\..............\plb_bram_if_cntlr_1_bram_wrapper.ngc
.........\..............\plb_bram_if_cntlr_1_bram_wrapper.ngc_xst.xrpt
.........\..............\plb_bram_if_cntlr_1_bram_wrapper_vhdl.prj
.........\..............\.pc405_0_wrapper\ppc405_0_wrapper.ngc
.........\..............\................\ppc405_0_wrapper.ucf
.........\..............\................\xlnx_auto_0.ise
.........\..............\ppc405_0_wrapper.blc
.........\..............\ppc405_0_wrapper.ngc
.........\..............\ppc405_0_wrapper.ngc_xst.xrpt
.........\..............\ppc405_0_wrapper_vhdl.prj
.........\..............\proc_sys_reset_0_wrapper.ngc
.........\..............\proc_sys_reset_0_wrapper.ngc_xst.xrpt
.........\..............\proc_sys_reset_0_wrapper_vhdl.prj
.........\..............\push_wrapper.ngc
.........\..............\push_wrapper.ngc_xst.xrpt
.........\..............\push_wrapper_vhdl.prj
.........\..............\rs232_uart_1_wrapper\rs232_uart_1_wrapper.ngc
.........\..............\....................\xlnx_auto_0.ise
.........\..............\rs232_uart_1_wrapper.blc
.........\..............\rs232_uart_1_wrapper.ngc
.........\..............\rs232_uart_1_wrapper.ngc_xst.xrpt
.........\..............\rs232_uart_1_wrapper_vhdl.prj
.........\..............\system.bgn
.........\..............\system.bit
.........\..............\system.blc
.........\..............\system.bld
.........\..............\system.bmm
........

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．