The Verilog language line display with anti-aliasing, wu algorithm, suitable for fpga implementation

test_wuline
...........\API_wuline.v
...........\db
...........\..\pll_ctrl_altpll.v
...........\..\prev_cmp_top_wuline.archive.qmsg
...........\..\prev_cmp_top_wuline.asm.qmsg
...........\..\prev_cmp_top_wuline.eda.qmsg
...........\..\prev_cmp_top_wuline.fit.qmsg
...........\..\prev_cmp_top_wuline.map.qmsg
...........\..\prev_cmp_top_wuline.qmsg
...........\..\prev_cmp_top_wuline.sta.qmsg
...........\..\top_wuline.ae.hdb
...........\..\top_wuline.archive.qmsg
...........\..\top_wuline.asm.qmsg
...........\..\top_wuline.asm_labs.ddb
...........\..\top_wuline.cbx.xml
...........\..\top_wuline.cmp.bpm
...........\..\top_wuline.cmp.cdb
...........\..\top_wuline.cmp.ecobp
...........\..\top_wuline.cmp.hdb
...........\..\top_wuline.cmp.kpt
...........\..\top_wuline.cmp.logdb
...........\..\top_wuline.cmp.rdb
...........\..\top_wuline.cmp_merge.kpt
...........\..\top_wuline.cuda_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
...........\..\top_wuline.cuda_io_sim_cache.45um_tt_1200mv_85c_nom.hsd
...........\..\top_wuline.cuda_io_sim_cache.45um_tt_1200mv_85c_slow.hsd
...........\..\top_wuline.db_info
...........\..\top_wuline.eco.cdb
...........\..\top_wuline.eda.qmsg
...........\..\top_wuline.epe.qmsg
...........\..\top_wuline.fit.qmsg
...........\..\top_wuline.hier_info
...........\..\top_wuline.hif
...........\..\top_wuline.lpc.html
...........\..\top_wuline.lpc.rdb
...........\..\top_wuline.lpc.txt
...........\..\top_wuline.map.bpm
...........\..\top_wuline.map.cdb
...........\..\top_wuline.map.ecobp
...........\..\top_wuline.map.hdb
...........\..\top_wuline.map.kpt
...........\..\top_wuline.map.logdb
...........\..\top_wuline.map.qmsg
...........\..\top_wuline.map_bb.cdb
...........\..\top_wuline.map_bb.hdb
...........\..\top_wuline.map_bb.logdb
...........\..\top_wuline.pre_map.cdb
...........\..\top_wuline.pre_map.hdb
...........\..\top_wuline.rpp.qmsg
...........\..\top_wuline.rtlv.hdb
...........\..\top_wuline.rtlv_sg.cdb
...........\..\top_wuline.rtlv_sg_swap.cdb
...........\..\top_wuline.sgate.rvd
...........\..\top_wuline.sgate_sm.rvd
...........\..\top_wuline.sgdiff.cdb
...........\..\top_wuline.sgdiff.hdb
...........\..\top_wuline.sld_design_entry.sci
...........\..\top_wuline.sld_design_entry_dsc.sci
...........\..\top_wuline.smp_dump.txt
...........\..\top_wuline.sta.qmsg
...........\..\top_wuline.sta.rdb
...........\..\top_wuline.sta_cmp.6_slow_1200mv_85c.tdb
...........\..\top_wuline.syn_hier_info
...........\..\top_wuline.tis_db_list.ddb
...........\..\top_wuline.tiscmp.fast_1200mv_0c.ddb
...........\..\top_wuline.tiscmp.slow_1200mv_0c.ddb
...........\..\top_wuline.tiscmp.slow_1200mv_85c.ddb
...........\..\top_wuline.tmw_info
...........\..\top_wuline_global_asgn_op.abo
...........\display.v
...........\incremental_db
...........\..............\README
...........\..............\compiled_partitions
...........\..............\...................\top_wuline.root_partition.cmp.atm
...........\..............\...................\top_wuline.root_partition.cmp.dfp
...........\..............\...................\top_wuline.root_partition.cmp.hdbx
...........\..............\...................\top_wuline.root_partition.cmp.kpt
...........\..............\...................\top_wuline.root_partition.cmp.logdb
...........\..............\...................\top_wuline.root_partition.cmp.rcf
...........\..............\...................\top_wuline.root_partition.map.atm
...........\..............\...................\top_wuline.root_partition.map.dpi
...........\..............\...................\top_wuline.root_partition.map.hdbx
...........\..............\...................\top_wuline.root_partition.map.kpt
...........\..............\...................\top_wuline.root_partition.merge_hb.atm
...........\mux_ssram.v
...........\pll_ctrl.ppf
...........\pll_ctrl.qip
...........\pll_ctrl.v
...........\pll_ctrl_bb.v
...........\pll_ctrl_inst.v
...........\pll_ctrl_wave0.jpg
...........\pll_ctrl_waveforms.html
...........\simulation
...........\..........\modelsim
...........\..........\........\220model.v
...........\..........

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．