Written using Verilog HDL FIR low-pass filter. FIR low-pass filter 8-order serial.

FIR_Lowpass\db\add_sub_1ch.tdf
...........\..\FIR_Lowpass.asm.qmsg
...........\..\FIR_Lowpass.asm_labs.ddb
...........\..\FIR_Lowpass.cbx.xml
...........\..\FIR_Lowpass.cmp.bpm
...........\..\FIR_Lowpass.cmp.cdb
...........\..\FIR_Lowpass.cmp.ecobp
...........\..\FIR_Lowpass.cmp.hdb
...........\..\FIR_Lowpass.cmp.kpt
...........\..\FIR_Lowpass.cmp.logdb
...........\..\FIR_Lowpass.cmp.rdb
...........\..\FIR_Lowpass.cmp.tdb
...........\..\FIR_Lowpass.cmp0.ddb
...........\..\FIR_Lowpass.cmp_merge.kpt
...........\..\FIR_Lowpass.db_info
...........\..\FIR_Lowpass.eco.cdb
...........\..\FIR_Lowpass.eda.qmsg
...........\..\FIR_Lowpass.fit.qmsg
...........\..\FIR_Lowpass.hier_info
...........\..\FIR_Lowpass.hif
...........\..\FIR_Lowpass.lpc.html
...........\..\FIR_Lowpass.lpc.rdb
...........\..\FIR_Lowpass.lpc.txt
...........\..\FIR_Lowpass.map.bpm
...........\..\FIR_Lowpass.map.cdb
...........\..\FIR_Lowpass.map.ecobp
...........\..\FIR_Lowpass.map.hdb
...........\..\FIR_Lowpass.map.kpt
...........\..\FIR_Lowpass.map.logdb
...........\..\FIR_Lowpass.map.qmsg
...........\..\FIR_Lowpass.map_bb.cdb
...........\..\FIR_Lowpass.map_bb.hdb
...........\..\FIR_Lowpass.map_bb.logdb
...........\..\FIR_Lowpass.pre_map.cdb
...........\..\FIR_Lowpass.pre_map.hdb
...........\..\FIR_Lowpass.rpp.qmsg
...........\..\FIR_Lowpass.rtlv.hdb
...........\..\FIR_Lowpass.rtlv_sg.cdb
...........\..\FIR_Lowpass.rtlv_sg_swap.cdb
...........\..\FIR_Lowpass.sgate.rvd
...........\..\FIR_Lowpass.sgate_sm.rvd
...........\..\FIR_Lowpass.sgdiff.cdb
...........\..\FIR_Lowpass.sgdiff.hdb
...........\..\FIR_Lowpass.sld_design_entry.sci
...........\..\FIR_Lowpass.sld_design_entry_dsc.sci
...........\..\FIR_Lowpass.syn_hier_info
...........\..\FIR_Lowpass.tan.qmsg
...........\..\FIR_Lowpass.tis_db_list.ddb
...........\..\FIR_Lowpass.tmw_info
...........\..\FIR_Lowpass_global_asgn_op.abo
...........\..\prev_cmp_FIR_Lowpass.asm.qmsg
...........\..\prev_cmp_FIR_Lowpass.eda.qmsg
...........\..\prev_cmp_FIR_Lowpass.fit.qmsg
...........\..\prev_cmp_FIR_Lowpass.map.qmsg
...........\..\prev_cmp_FIR_Lowpass.qmsg
...........\..\prev_cmp_FIR_Lowpass.tan.qmsg
...........\FIR_Lowpass.asm.rpt
...........\FIR_Lowpass.done
...........\FIR_Lowpass.eda.rpt
...........\FIR_Lowpass.fit.rpt
...........\FIR_Lowpass.fit.smsg
...........\FIR_Lowpass.fit.summary
...........\FIR_Lowpass.flow.rpt
...........\FIR_Lowpass.map.rpt
...........\FIR_Lowpass.map.summary
...........\FIR_Lowpass.pin
...........\FIR_Lowpass.pof
...........\FIR_Lowpass.qpf
...........\FIR_Lowpass.qsf
...........\FIR_Lowpass.qws
...........\FIR_Lowpass.sof
...........\FIR_Lowpass.tan.rpt
...........\FIR_Lowpass.tan.summary
...........\FIR_Lowpass.v
...........\FIR_Lowpass_nativelink_simulation.rpt
...........\incremental_db\compiled_partitions\FIR_Lowpass.root_partition.cmp.atm
...........\..............\...................\FIR_Lowpass.root_partition.cmp.dfp
...........\..............\...................\FIR_Lowpass.root_partition.cmp.hdbx
...........\..............\...................\FIR_Lowpass.root_partition.cmp.kpt
...........\..............\...................\FIR_Lowpass.root_partition.cmp.logdb
...........\..............\...................\FIR_Lowpass.root_partition.cmp.rcf
...........\..............\...................\FIR_Lowpass.root_partition.map.atm
...........\..............\...................\FIR_Lowpass.root_partition.map.dpi
...........\..............\...................\FIR_Lowpass.root_partition.map.hdbx
...........\..............\...................\FIR_Lowpass.root_partition.map.kpt
...........\..............\README
...........\simulation\modelsim\FIR_Lowpass.sft
...........\..........\........\FIR_Lowpass.vo
...........\..........\........\FIR_Lowpass.vt
...........\..........\........\FIR_Lowpass.vt.bak
...........\..........\........\FIR_Lowpass_modelsim.xrf
...........\..........\........\FIR_Lowpass_run_msim_rtl_verilog.do
...........\..........\........\FIR_Lowpass_run_msim_rtl_verilog.do.bak
...........\..........\........\FIR_Lowpass_run_msim_rtl_verilog.do.bak1
...........\..........\..

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．