2DPSK modulation and demodulation. The student experiments, including the source module clock source generation module, signal modulation module, signal demodulation module. Contains a the blocking statement under the edge-triggered. Compilation environment: Q2 11.0, compiled language: verilog, simulation software: moelsim altera

dpsk_3rd\clk_std.v
........\clk_std.v.bak
........\db\dpsk_3rd.amm.cdb
........\..\dpsk_3rd.asm.qmsg
........\..\dpsk_3rd.asm.rdb
........\..\dpsk_3rd.asm_labs.ddb
........\..\dpsk_3rd.cbx.xml
........\..\dpsk_3rd.cmp.cdb
........\..\dpsk_3rd.cmp.hdb
........\..\dpsk_3rd.cmp.kpt
........\..\dpsk_3rd.cmp.logdb
........\..\dpsk_3rd.cmp.rdb
........\..\dpsk_3rd.cmp0.ddb
........\..\dpsk_3rd.db_info
........\..\dpsk_3rd.eda.qmsg
........\..\dpsk_3rd.fit.qmsg
........\..\dpsk_3rd.hier_info
........\..\dpsk_3rd.hif
........\..\dpsk_3rd.idb.cdb
........\..\dpsk_3rd.lpc.html
........\..\dpsk_3rd.lpc.rdb
........\..\dpsk_3rd.lpc.txt
........\..\dpsk_3rd.map.cdb
........\..\dpsk_3rd.map.hdb
........\..\dpsk_3rd.map.logdb
........\..\dpsk_3rd.map.qmsg
........\..\dpsk_3rd.pre_map.cdb
........\..\dpsk_3rd.pre_map.hdb
........\..\dpsk_3rd.rtlv.hdb
........\..\dpsk_3rd.rtlv_sg.cdb
........\..\dpsk_3rd.rtlv_sg_swap.cdb
........\..\dpsk_3rd.sgdiff.cdb
........\..\dpsk_3rd.sgdiff.hdb
........\..\dpsk_3rd.sld_design_entry.sci
........\..\dpsk_3rd.sld_design_entry_dsc.sci
........\..\dpsk_3rd.smart_action.txt
........\..\dpsk_3rd.sta.qmsg
........\..\dpsk_3rd.sta.rdb
........\..\dpsk_3rd.sta_cmp.5_slow.tdb
........\..\dpsk_3rd.syn_hier_info
........\..\dpsk_3rd.tis_db_list.ddb
........\..\dpsk_3rd.tmw_info
........\..\logic_util_heursitic.dat
........\..\prev_cmp_dpsk_3rd.qmsg
........\dpsk_3rd.asm.rpt
........\dpsk_3rd.done
........\dpsk_3rd.eda.rpt
........\dpsk_3rd.fit.rpt
........\dpsk_3rd.fit.smsg
........\dpsk_3rd.fit.summary
........\dpsk_3rd.flow.rpt
........\dpsk_3rd.map.rpt
........\dpsk_3rd.map.smsg
........\dpsk_3rd.map.summary
........\dpsk_3rd.pin
........\dpsk_3rd.pof
........\dpsk_3rd.qpf
........\dpsk_3rd.qsf
........\dpsk_3rd.sta.rpt
........\dpsk_3rd.sta.summary
........\dpsk_3rd.v
........\dpsk_3rd.v.bak
........\dpsk_3rd_nativelink_simulation.rpt
........\incremental_db\compiled_partitions\dpsk_3rd.db_info
........\..............\...................\dpsk_3rd.root_partition.map.kpt
........\..............\README
........\re_dpsk_first.v
........\re_dpsk_first.v.bak
........\signal.v
........\signal.v.bak
........\..mulation\modelsim\dpsk_3rd.sft
........\..........\........\dpsk_3rd.vo
........\..........\........\dpsk_3rd_modelsim.xrf
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak1
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak10
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak11
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak2
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak3
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak4
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak5
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak6
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak7
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak8
........\..........\........\dpsk_3rd_run_msim_rtl_verilog.do.bak9
........\..........\........\dpsk_3rd_v.sdo
........\..........\........\modelsim.ini
........\..........\........\msim_transcript
........\..........\........\rtl_work\clk_std\verilog.prw
........\..........\........\........\.......\verilog.psm
........\..........\........\........\.......\_primary.dat
........\..........\........\........\.......\_primary.dbs
........\..........\........\........\.......\_primary.vhd
........\..........\........\........\dpsk_3rd\verilog.prw
........\..........\........\........\........\verilog.psm
........\..........\........\........\........\_primary.dat
........\..........\........\........\........\_primary.dbs
........\..........\........\........\........\_primary.vhd
........\..........\........\........\re_dpsk_first\verilog.prw

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．