Introduction - If you have any usage issues, please Google them yourself
-- This decoder in VHDL samples the signals using all four available edges of
-- A and B. E.g. sample(B) on rising(A), sample(A) on falling(B), sample(B) on
-- falling(A), and sample(A) on rising(B).