Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

electric-current-

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2013-03-08
  • Size : 1.34mb
  • Downloaded :0次
  • Author :x****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
ZLG Fusion StartKit, fpga development board test routines, current monitoring experiments
Packet file list
(Preview for download)


电流监控实验\Project\CurrentMonitor_lab\constraint\CurrentMonitor_top.pdc
............\.......\..................\..........\CurrentMonitor_top_sdc.sdc
............\.......\..................\CurrentMonitor_lab.prj
............\.......\..................\designer\impl1\CurrentMonitor_top.adb
............\.......\..................\........\.....\...................dtf\verify.log
............\.......\..................\........\.....\CurrentMonitor_top.ide_des
............\.......\..................\........\.....\CurrentMonitor_top.pdb
............\.......\..................\........\.....\CurrentMonitor_top.pdb.depends
............\.......\..................\........\.....\CurrentMonitor_top.stp
............\.......\..................\........\.....\CurrentMonitor_top.tcl
............\.......\..................\........\.....\CurrentMonitor_top_ba.sdf
............\.......\..................\........\.....\CurrentMonitor_top_ba.v
............\.......\..................\........\.....\designer.log
............\.......\..................\........\.....\designer_genhdl.log
............\.......\..................\hdl\CurrentMonitor_top.v
............\.......\..................\...\hdlsynchk.tcl
............\.......\..................\simulation\analog_acm_ram_R0C0.mem
............\.......\..................\..........\analog_assc_ram_R0C0.mem
............\.......\..................\..........\analog_smev_ram_R0C0.mem
............\.......\..................\..........\analog_smtr_ram_R0C0.mem
............\.......\..................\..........\flashmem.mem
............\.......\..................\..........\meminit.dat
............\.......\..................\..........\modelsim.ini
............\.......\..................\..........\modelsim.ini.sav
............\.......\..................\.martgen\analog\analog.cfg
............\.......\..................\........\......\analog.cxf
............\.......\..................\........\......\analog.gen
............\.......\..................\........\......\analog.log
............\.......\..................\........\......\analog.ncf
............\.......\..................\........\......\analog.v
............\.......\..................\........\......\analog_acm.mem
............\.......\..................\........\......\analog_acm_ram.hex
............\.......\..................\........\......\analog_acm_ram_R0C0.mem
............\.......\..................\........\......\analog_assc.mem
............\.......\..................\........\......\analog_assc_ram.hex
............\.......\..................\........\......\analog_assc_ram.v
............\.......\..................\........\......\analog_assc_ram_R0C0.mem
............\.......\..................\........\......\analog_assc_wrapper.v
............\.......\..................\........\......\analog_smev.mem
............\.......\..................\........\......\analog_smev_ram.hex
............\.......\..................\........\......\analog_smev_ram.v
............\.......\..................\........\......\analog_smev_ram_R0C0.mem
............\.......\..................\........\......\analog_smev_wrapper.v
............\.......\..................\........\......\analog_smtr.mem
............\.......\..................\........\......\analog_smtr_ram.hex
............\.......\..................\........\......\analog_smtr_ram.v
............\.......\..................\........\......\analog_smtr_ram_R0C0.mem
............\.......\..................\........\......\analog_smtr_wrapper.v
............\.......\..................\........\......\hdlsynchk.tcl
............\.......\..................\........\analog_work.ixf
............\.......\..................\........\common\commonFileInventory.xml
............\.......\..................\........\......\verilog\assc.v
............\.......\..................\........\......\.......\initcfg.v
............\.......\..................\........\......\.......\initcfg_xa.v
............\.......\..................\........\......\.......\initcfg_xb.v
............\.......\................
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.