General UART Design based on FPGA logic

CLK_MANAGE.vhd
CLKDIV16.vhd
CLKDIV27.vhd
Count_16x.vhd
counter.vhd
counter_S.vhd
detector.vhd
detector_tb.vhd
parity_verifier.vhd
sample16x.vhd
shift_register.vhd
State.vhd
switch.vhd
switch_bus.vhd
UART.vhd
uart_core.vhd
UART_DLL.vhd
UART_DLL_tb.vhd
UART_PACKAGE.vhd
uart_top_tb.vhd
baudrate_generator.vhd

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．