Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 13.52mb
  • Downloaded :0次
  • Author :wu_xi******
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
The FPGA development foundation routine experimental code from a privileged students, very practical, easy to understand.
Packet file list
(Preview for download)


深入浅出玩转FPGA——光盘资料\BJ-EPM240V2原理图.pdf
............................\SF-EP1V2 FPGA开发板原理图.pdf
............................\光盘说明.txt
............................\项目应用\ex15_logic_analysis\logic_analysis\char_rom.bsf
............................\........\...................\..............\char_rom.qip
............................\........\...................\..............\char_rom.v
............................\........\...................\..............\char_rom_bb.v
............................\........\...................\..............\char_rom_data.mif
............................\........\...................\..............\char_rom_data.rar
............................\........\...................\..............\char_rom_inst.v
............................\........\...................\..............\char_rom_wave0.jpg
............................\........\...................\..............\char_rom_waveforms.html
............................\........\...................\..............\Ch_rom.qip
............................\........\...................\..............\db\altsyncram_0e71.tdf
............................\........\...................\..............\..\altsyncram_5m31.tdf
............................\........\...................\..............\..\altsyncram_dg61.tdf
............................\........\...................\..............\..\altsyncram_fc61.tdf
............................\........\...................\..............\..\altsyncram_hd51.tdf
............................\........\...................\..............\..\altsyncram_lp51.tdf
............................\........\...................\..............\..\altsyncram_n0a1.tdf
............................\........\...................\..............\..\altsyncram_op51.tdf
............................\........\...................\..............\..\altsyncram_ql51.tdf
............................\........\...................\..............\..\altsyncram_u0a1.tdf
............................\........\...................\..............\..\cntr_0df.tdf
............................\........\...................\..............\..\logic_analysis.asm.qmsg
............................\........\...................\..............\..\logic_analysis.cbx.xml
............................\........\...................\..............\..\logic_analysis.cmp.bpm
............................\........\...................\..............\..\logic_analysis.cmp.cdb
............................\........\...................\..............\..\logic_analysis.cmp.ecobp
............................\........\...................\..............\..\logic_analysis.cmp.hdb
............................\........\...................\..............\..\logic_analysis.cmp.kpt
............................\........\...................\..............\..\logic_analysis.cmp.logdb
............................\........\...................\..............\..\logic_analysis.cmp.rdb
............................\........\...................\..............\..\logic_analysis.cmp0.ddb
............................\........\...................\..............\..\logic_analysis.cmp_merge.kpt
............................\........\...................\..............\..\logic_analysis.db_info
............................\........\...................\..............\..\logic_analysis.eco.cdb
............................\........\...................\..............\..\logic_analysis.eda.qmsg
............................\........\...................\..............\..\logic_analysis.fit.qmsg
............................\........\...................\..............\..\logic_analysis.hier_info
............................\........\...................\..............\..\logic_analysis.hif
............................\........\...................\..............\..\logic_analysis.lpc.html
............................\........\...................\..............\..\logic_analysis.lpc.rdb
............................\........\...................\..............\..\logic_analysis.lpc.txt
...........
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.