Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 2.72mb
  • Downloaded :0次
  • Author :李***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Own a SDRAM controller for your reference!
Packet file list
(Preview for download)


sdram\sd_ram\db\prev_cmp_text_rama.asm.qmsg
.....\......\..\prev_cmp_text_rama.eda.qmsg
.....\......\..\prev_cmp_text_rama.fit.qmsg
.....\......\..\prev_cmp_text_rama.map.qmsg
.....\......\..\prev_cmp_text_rama.qmsg
.....\......\..\prev_cmp_text_rama.sta.qmsg
.....\......\..\text_rama.asm.qmsg
.....\......\..\text_rama.asm_labs.ddb
.....\......\..\text_rama.cbx.xml
.....\......\..\text_rama.cmp.bpm
.....\......\..\text_rama.cmp.cdb
.....\......\..\text_rama.cmp.ecobp
.....\......\..\text_rama.cmp.hdb
.....\......\..\text_rama.cmp.kpt
.....\......\..\text_rama.cmp.logdb
.....\......\..\text_rama.cmp.rdb
.....\......\..\text_rama.cmp_merge.kpt
.....\......\..\text_rama.cuda_io_sim_cache.45um_ff_1200mv_n40c_fast.hsd
.....\......\..\text_rama.cuda_io_sim_cache.45um_ii_1200mv_100c_slow.hsd
.....\......\..\text_rama.db_info
.....\......\..\text_rama.eco.cdb
.....\......\..\text_rama.eda.qmsg
.....\......\..\text_rama.fit.qmsg
.....\......\..\text_rama.hier_info
.....\......\..\text_rama.hif
.....\......\..\text_rama.lpc.html
.....\......\..\text_rama.lpc.rdb
.....\......\..\text_rama.lpc.txt
.....\......\..\text_rama.map.bpm
.....\......\..\text_rama.map.cdb
.....\......\..\text_rama.map.ecobp
.....\......\..\text_rama.map.hdb
.....\......\..\text_rama.map.kpt
.....\......\..\text_rama.map.logdb
.....\......\..\text_rama.map.qmsg
.....\......\..\text_rama.map_bb.cdb
.....\......\..\text_rama.map_bb.hdb
.....\......\..\text_rama.map_bb.logdb
.....\......\..\text_rama.pre_map.cdb
.....\......\..\text_rama.pre_map.hdb
.....\......\..\text_rama.rtlv.hdb
.....\......\..\text_rama.rtlv_sg.cdb
.....\......\..\text_rama.rtlv_sg_swap.cdb
.....\......\..\text_rama.sgdiff.cdb
.....\......\..\text_rama.sgdiff.hdb
.....\......\..\text_rama.sld_design_entry.sci
.....\......\..\text_rama.sld_design_entry_dsc.sci
.....\......\..\text_rama.sta.qmsg
.....\......\..\text_rama.sta.rdb
.....\......\..\text_rama.sta_cmp.7_slow_1200mv_100c.tdb
.....\......\..\text_rama.syn_hier_info
.....\......\..\text_rama.tiscmp.fast_1200mv_n40c.ddb
.....\......\..\text_rama.tiscmp.slow_1200mv_100c.ddb
.....\......\..\text_rama.tiscmp.slow_1200mv_n40c.ddb
.....\......\..\text_rama.tis_db_list.ddb
.....\......\..\text_rama.tmw_info
.....\......\..\text_rama_global_asgn_op.abo
.....\......\incremental_db\compiled_partitions\text_rama.root_partition.cmp.atm
.....\......\..............\...................\text_rama.root_partition.cmp.dfp
.....\......\..............\...................\text_rama.root_partition.cmp.hdbx
.....\......\..............\...................\text_rama.root_partition.cmp.kpt
.....\......\..............\...................\text_rama.root_partition.cmp.logdb
.....\......\..............\...................\text_rama.root_partition.cmp.rcf
.....\......\..............\...................\text_rama.root_partition.map.atm
.....\......\..............\...................\text_rama.root_partition.map.dpi
.....\......\..............\...................\text_rama.root_partition.map.hdbx
.....\......\..............\...................\text_rama.root_partition.map.kpt
.....\......\..............\README
.....\......\simulation\modelsim\modelsim.ini
.....\......\..........\........\msim_transcript
.....\......\..........\........\rtl_work\text_rama\verilog.psm
.....\......\..........\........\........\.........\_primary.dat
.....\......\..........\........\........\.........\_primary.dbs
.....\......\..........\........\........\.........\_primary.vhd
.....\......\..........\........\........\........._vlg_tst\verilog.psm
.....\......\..........\........\........\.................\_primary.dat
.....\......\..........\........\........\.................\_primary.dbs
.....\......\..........\........\........\.................\_primary.vhd
.....\......\..........\........\........\_info
.....\......\..........\........\........\_vmake
.....\......\..........\........\text_rama.sft
.....\......\..........\........\text_rama.vho
.....\......\..........\........\text_rama.vht
.....\......\..........\........\text_rama.vo
.....\......\..........\........\text_ram
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.