Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

8b10encode

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 763kb
  • Downloaded :0次
  • Author :阿****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
8b10b encoder design of high-speed data transmission encoding, including source code, there are specific design documents
Packet file list
(Preview for download)


RD1012_rev01.2\docs
..............\....\rd1012.pdf
..............\....\rd1012_readme.txt
..............\project
..............\.......\4k
..............\.......\..\verilog
..............\.......\..\.......\8b_10b_enc_dec.lct
..............\.......\..\vhdl
..............\.......\..\....\8b_10b_enc_dec.lct
..............\.......\ecp_ec
..............\.......\......\verilog
..............\.......\......\.......\8b_10b_enc_dec.lpf
..............\.......\......\vhdl
..............\.......\......\....\8b_10b_enc_dec.lpf
..............\.......\ecp2m
..............\.......\.....\verilog
..............\.......\.....\.......\enc_dec.lpf
..............\.......\.....\.......\Strategy1.sty
..............\.......\.....\vhdl
..............\.......\.....\....\enc_dec.lpf
..............\.......\.....\....\Strategy1.sty
..............\.......\ecp3
..............\.......\....\verilog
..............\.......\....\.......\enc_dec.lpf
..............\.......\....\.......\Strategy1.sty
..............\.......\....\vhdl
..............\.......\....\....\enc_dec.lpf
..............\.......\....\....\Strategy1.sty
..............\.......\xo
..............\.......\..\verilog
..............\.......\..\.......\8b_10b_enc_dec.lpf
..............\.......\..\vhdl
..............\.......\..\....\8b_10b_enc_dec.lpf
..............\.......\xo2
..............\.......\...\verilog
..............\.......\...\.......\enc_dec.lpf
..............\.......\...\.......\Strategy1.sty
..............\.......\...\vhdl
..............\.......\...\....\enc_dec.lpf
..............\.......\...\....\Strategy1.sty
..............\.......\xp2
..............\.......\...\verilog
..............\.......\...\.......\enc_dec.lpf
..............\.......\...\.......\Strategy1.sty
..............\.......\...\vhdl
..............\.......\...\....\enc_dec.lpf
..............\.......\...\....\Strategy1.sty
..............\simulation
..............\..........\4k
..............\..........\..\verilog
..............\..........\..\.......\tb_top_net_8b10b_tfa.udo
..............\..........\..\.......\tb_top_net_8b10b_tffa.udo
..............\..........\..\vhdl
..............\..........\..\....\tb_top_net_8b10b_vhda.udo
..............\..........\..\....\tb_top_net_8b10b_vhdaf.udo
..............\..........\ecp_ec
..............\..........\......\verilog
..............\..........\......\.......\tb_top_net_8b10b_tf.udo
..............\..........\......\.......\tb_top_net_8b10b_tff.udo
..............\..........\......\vhdl
..............\..........\......\....\tb_top_net_8b10b_vhd.udo
..............\..........\......\....\tb_top_net_8b10b_vhdf.udo
..............\..........\ecp2m
..............\..........\.....\verilog
..............\..........\.....\.......\enc_dec_enc_dec_vo.sdf
..............\..........\.....\.......\enc_dec_enc_dec_vo.vo
..............\..........\.....\.......\rtlsim.do
..............\..........\.....\.......\timesim.do
..............\..........\.....\vhdl
..............\..........\.....\....\enc_dec_enc_dec_vho.sdf
..............\..........\.....\....\enc_dec_enc_dec_vho.vho
..............\..........\.....\....\rtlsim.do
..............\..........\.....\....\timesim.do
..............\..........\ecp3
..............\..........\....\verilog
..............\..........\....\.......\enc_dec_enc_dec_vo.sdf
..............\..........\....\.......\enc_dec_enc_dec_vo.vo
..............\..........\....\.......\rtlsim.do
..............\..........\....\.......\timesim.do
..............\..........\....\vhdl
..............\..........\....\....\enc_dec_enc_dec_vho.sdf
..............\..........\....\....\enc_dec_enc_dec_vho.vho
..............\..........\....\....\rtlsim.do
..............\..........\....\....\timesim.do
..............\..........\xo
..............\..........\..\verilog
..............\..........\..\.......\tb_top_net_8b10b_tf.udo
..............\..........\..\.......\tb_top_net_8b10b_tff.udo
..............\..........\..\vhdl
..............\..........\..\....\tb_top_net_8b10b_vhd.udo
..............\..........\..\....\tb_top_net_8b10b_vhdf.udo
..............\..........\xo2
..............\..........\...\
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.