Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

elecfans.com-

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 480kb
  • Downloaded :0次
  • Author :徐****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
vhdl example
Packet file list
(Preview for download)
多个VHDL实例\USB UART I2C VGA\I2C\automake.log
............\................\...\coregen.log
............\................\...\coregen.prj
............\................\...\I2C.dhp
............\................\...\I2C.npl
............\................\...\i2c_master_bit_ctrl.cmd_log
............\................\...\i2c_master_bit_ctrl.lso
............\................\...\i2c_master_bit_ctrl.ngc
............\................\...\i2c_master_bit_ctrl.ngr
............\................\...\i2c_master_bit_ctrl.prj
............\................\...\i2c_master_bit_ctrl.stx
............\................\...\i2c_master_bit_ctrl.syr
............\................\...\i2c_master_bit_ctrl.v
............\................\...\i2c_master_bit_ctrl_vhdl.prj
............\................\...\i2c_master_byte_ctrl.cmd_log
............\................\...\i2c_master_byte_ctrl.lso
............\................\...\i2c_master_byte_ctrl.ngc
............\................\...\i2c_master_byte_ctrl.ngr
............\................\...\i2c_master_byte_ctrl.prj
............\................\...\i2c_master_byte_ctrl.stx
............\................\...\i2c_master_byte_ctrl.syr
............\................\...\i2c_master_byte_ctrl.v
............\................\...\i2c_master_byte_ctrl_vhdl.prj
............\................\...\i2c_master_defines.v
............\................\...\i2c_master_top.cmd_log
............\................\...\i2c_master_top.lso
............\................\...\i2c_master_top.ngc
............\................\...\i2c_master_top.ngr
............\................\...\i2c_master_top.prj
............\................\...\i2c_master_top.stx
............\................\...\i2c_master_top.syr
............\................\...\i2c_master_top.v
............\................\...\i2c_master_top_vhdl.prj
............\................\...\i2c_slave_model.fdo
............\................\...\i2c_slave_model.ndo
............\................\...\i2c_slave_model.udo
............\................\...\i2c_slave_model.v
............\................\...\prjname.lso
............\................\...\timescale.v
............\................\...\transcript
............\................\...\tst_bench_top.v
............\................\...\wb_master_model.v
............\................\...\.ork\glbl\verilog.asm
............\................\...\....\....\_primary.dat
............\................\...\....\....\_primary.vhd
............\................\...\....\i2c_slave_model\verilog.asm
............\................\...\....\...............\_primary.dat
............\................\...\....\...............\_primary.vhd
............\................\...\....\_info
............\................\...\xst\work\hdllib.ref
............\................\...\...\....\vlg07\i2c_master_bit_ctrl.bin
............\................\...\...\....\...5C\i2c_master_byte_ctrl.bin
............\................\...\...\....\...67\i2c_master_top.bin
............\................\...\__projnav\coregen.rsp
............\................\...\.........\I2C.gfl
............\................\...\.........\I2C_flowplus.gfl
............\................\...\.........\i2c_master_bit_ctrl.xst
............\................\...\.........\i2c_master_byte_ctrl.xst
............\................\...\.........\i2c_master_top.xst
............\................\...\.........\runXst_tcl.rsp
............\................\...\.........\xst_sprjTOstx_tcl.rsp
............\................\...\__projnav.log
............\................\UART\automake.log
............\................\....\baudrate_generator.jhd
............\................\....\baudrate_generator.vhd
............\................\....\baudrate_generator_TB.jhd
............\................\....\baudrate_generator_TB.vhd
............\................\....\counter.jhd
............\................\....\counter.vhd
............\................\....\counter_TB.jhd
............\................\....\counter_TB.vhd
............\................\....\detector.jhd
............\................\....\detector.vhd
.........
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.