Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

xapp1064

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 193kb
  • Downloaded :0次
  • Author :t***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Source-Synchronous Serialization and Deserialization (up to 1050 Mb/s)
Packet file list
(Preview for download)
XAPP1064\readme.txt
........\Verilog_Source
........\..............\Macros
........\..............\......\clock_generator_ddr_s8_diff.v
........\..............\......\clock_generator_pll_s16_diff.v
........\..............\......\clock_generator_pll_s8_diff.v
........\..............\......\clock_generator_sdr_s8_diff.v
........\..............\......\serdes_1_to_n_clk_ddr_s8_diff.v
........\..............\......\serdes_1_to_n_clk_ddr_s8_se.v
........\..............\......\serdes_1_to_n_clk_pll_s16_diff.v
........\..............\......\serdes_1_to_n_clk_pll_s8_diff.v
........\..............\......\serdes_1_to_n_clk_sdr_s8_diff.v
........\..............\......\serdes_1_to_n_data_ddr_s8_diff.v
........\..............\......\serdes_1_to_n_data_ddr_s8_se.v
........\..............\......\serdes_1_to_n_data_s8_diff.v
........\..............\......\serdes_n_to_1_ddr_s8_diff.v
........\..............\......\serdes_n_to_1_ddr_s8_se.v
........\..............\......\serdes_n_to_1_s16_diff.v
........\..............\......\serdes_n_to_1_s8_diff.v
........\..............\Top level examples
........\..............\..................\BUFIO2 DDR
........\..............\..................\..........\top_nto1_ddr_diff_rx.ucf
........\..............\..................\..........\top_nto1_ddr_diff_rx.v
........\..............\..................\..........\top_nto1_ddr_diff_tx.ucf
........\..............\..................\..........\top_nto1_ddr_diff_tx.v
........\..............\..................\..........\top_nto1_ddr_se_rx.ucf
........\..............\..................\..........\top_nto1_ddr_se_rx.v
........\..............\..................\..........\top_nto1_ddr_se_tx.ucf
........\..............\..................\..........\top_nto1_ddr_se_tx.v
........\..............\..................\PLL
........\..............\..................\...\top_nto1_pll_diff_rx.ucf
........\..............\..................\...\top_nto1_pll_diff_rx.v
........\..............\..................\...\top_nto1_pll_diff_rx_and_tx.ucf
........\..............\..................\...\top_nto1_pll_diff_rx_and_tx.v
........\..............\..................\...\top_nto1_pll_diff_tx.ucf
........\..............\..................\...\top_nto1_pll_diff_tx.v
........\VHDL_Source
........\...........\Macros
........\...........\......\clock_generator_ddr_s8_diff.vhd
........\...........\......\clock_generator_pll_s16_diff.vhd
........\...........\......\clock_generator_pll_s8_diff.vhd
........\...........\......\clock_generator_sdr_s8_diff.vhd
........\...........\......\serdes_1_to_n_clk_ddr_s8_diff.vhd
........\...........\......\serdes_1_to_n_clk_ddr_s8_se.vhd
........\...........\......\serdes_1_to_n_clk_pll_s16_diff.vhd
........\...........\......\serdes_1_to_n_clk_pll_s8_diff.vhd
........\...........\......\serdes_1_to_n_clk_sdr_s8_diff.vhd
........\...........\......\serdes_1_to_n_data_ddr_s8_diff.vhd
........\...........\......\serdes_1_to_n_data_ddr_s8_se.vhd
........\...........\......\serdes_1_to_n_data_s8_diff.vhd
........\...........\......\serdes_n_to_1_ddr_s8_diff.vhd
........\...........\......\serdes_n_to_1_ddr_s8_se.vhd
........\...........\......\serdes_n_to_1_s16_diff.vhd
........\...........\......\serdes_n_to_1_s8_diff.vhd
........\...........\Top level examples
........\...........\..................\BUFIO2 DDR
........\...........\..................\..........\top_nto1_ddr_diff_rx.ucf
........\...........\..................\..........\top_nto1_ddr_diff_rx.vhd
........\...........\..................\..........\top_nto1_ddr_diff_tx.ucf
........\...........\..................\..........\top_nto1_ddr_diff_tx.vhd
........\...........\..................\..........\top_nto1_ddr_se_rx.ucf
........\...........\..................\..........\top_nto1_ddr_se_rx.vhd
........\...........\..................\..........\top_nto1_ddr_se_tx.ucf
........\...........\..................\..........\top_nto1_ddr_se_tx.vhd
........\...........\..................\PLL
........\...........\..................\...\top_nto1_pll_diff_rx.ucf
........\...........\..................\
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.