Introduction - If you have any usage issues, please Google them yourself
The FPGA to control the VGA output table tennis game on a CRT monitor, the project \ project file folder source files and pin assignment in \ rtl folder inside the folder download \ download file. Mcs, PROM mode downloaddownload the file, bit JTAG debug. Xilinx xc3s400 debugging through