a triple-DES (Data Encryption Standard) hardware description in verilog-HDL with testbench

My_DES3
.......\des
.......\...\branches
.......\...\tags
.......\...\....\initial
.......\...\....\.......\README.txt
.......\...\trunk
.......\...\.....\bench
.......\...\.....\.....\verilog
.......\...\.....\.....\.......\des3_test_ao.v
.......\...\.....\.....\.......\des3_test_ao.v.bak
.......\...\.....\.....\.......\des3_test_po.v
.......\...\.....\.....\.......\des_test_ao.v
.......\...\.....\.....\.......\des_test_po.v
.......\...\.....\.....\.......\Test Bench For 3DES.v
.......\...\.....\.....\.......\transcript
.......\...\.....\.....\.......\TrippleDES.tcl
.......\...\.....\.....\.......\TrippleDES.tcl.bak
.......\...\.....\doc
.......\...\.....\...\README.txt
.......\...\.....\rtl
.......\...\.....\...\verilog
.......\...\.....\...\.......\area_opt
.......\...\.....\...\.......\........\des.v
.......\...\.....\...\.......\........\des3.v
.......\...\.....\...\.......\........\key_sel.v
.......\...\.....\...\.......\........\key_sel3.v
.......\...\.....\...\.......\common
.......\...\.....\...\.......\......\crp.v
.......\...\.....\...\.......\......\sbox1.v
.......\...\.....\...\.......\......\sbox2.v
.......\...\.....\...\.......\......\sbox3.v
.......\...\.....\...\.......\......\sbox4.v
.......\...\.....\...\.......\......\sbox5.v
.......\...\.....\...\.......\......\sbox6.v
.......\...\.....\...\.......\......\sbox7.v
.......\...\.....\...\.......\......\sbox8.v
.......\...\.....\...\.......\perf_opt
.......\...\.....\...\.......\........\des.v
.......\...\.....\...\.......\........\des3.v
.......\...\.....\...\.......\........\key_sel.v
.......\...\.....\sim
.......\...\.....\...\rtl_sim
.......\...\.....\...\.......\bin
.......\...\.....\...\.......\...\Makefile
.......\...\.....\syn
.......\...\.....\...\bin
.......\...\.....\...\...\comp_ao.dc
.......\...\.....\...\...\comp_ao3.dc
.......\...\.....\...\...\comp_po.dc
.......\...\.....\...\...\comp_po3.dc
.......\...\.....\...\...\design_spec_ao.dc
.......\...\.....\...\...\design_spec_ao3.dc
.......\...\.....\...\...\design_spec_po.dc
.......\...\.....\...\...\design_spec_po3.dc
.......\...\.....\...\...\lib_spec.dc
.......\...\.....\...\...\read_ao.dc
.......\...\.....\...\...\read_ao3.dc
.......\...\.....\...\...\read_po.dc
.......\...\.....\...\...\read_po3.dc
.......\...\web_uploads
.......\...\...........\index.shtml
.......\DES3
.......\....\3des.tcl
.......\....\3des.tcl.bak
.......\....\crp.v
.......\....\des.v
.......\....\des3.v
.......\....\key_sel.v
.......\....\key_sel3.v
.......\....\modelsim.ini
.......\....\sbox1.v
.......\....\sbox2.v
.......\....\sbox3.v
.......\....\sbox4.v
.......\....\sbox5.v
.......\....\sbox6.v
.......\....\sbox7.v
.......\....\sbox8.v
.......\....\test_3des.v
.......\....\test_3des.v.bak
.......\....\transcript
.......\....\vsim.wlf
.......\....\wave.do
.......\....\work
.......\....\....\crp
.......\....\....\...\verilog.asm
.......\....\....\...\_primary.dat
.......\....\....\...\_primary.vhd
.......\....\....\des3
.......\....\....\....\verilog.asm
.......\....\....\....\_primary.dat
.......\....\....\....\_primary.vhd
.......\....\....\key_sel3
.......\....\....\........\verilog.asm
.......\....\....\........\_primary.dat
.......\....\....\........\_primary.vhd
.......\....\....\my_test
.......\....\....\.......\verilog.asm
.......\....\....\.......\_primary.dat

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．