Introduction - If you have any usage issues, please Google them yourself
128-bit adder optimization design: 64-bit adder+ 2-1MUX. In the key path, there are regs to improve the performance and reduce the delay time.
you use the testbench to test the function, and it pass the ISE sym, the frequence is above 200 MHz