Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 35.35mb
  • Downloaded :0次
  • Author :tip***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Original-Verilog digital clock-based on quartus- Displays minutes and seconds- the whole point of time- set time period does not chime- Welcome to download
Packet file list
(Preview for download)
digital_backup\db\dig_clock.ae.hdb
..............\..\dig_clock.asm.qmsg
..............\..\dig_clock.asm.rdb
..............\..\dig_clock.asm_labs.ddb
..............\..\dig_clock.cbx.xml
..............\..\dig_clock.cmp.bpm
..............\..\dig_clock.cmp.cdb
..............\..\dig_clock.cmp.ecobp
..............\..\dig_clock.cmp.hdb
..............\..\dig_clock.cmp.kpt
..............\..\dig_clock.cmp.logdb
..............\..\dig_clock.cmp.rdb
..............\..\dig_clock.cmp.tdb
..............\..\dig_clock.cmp0.ddb
..............\..\dig_clock.cmp2.ddb
..............\..\dig_clock.cmp_merge.kpt
..............\..\dig_clock.db_info
..............\..\dig_clock.eco.cdb
..............\..\dig_clock.eda.qmsg
..............\..\dig_clock.eds_overflow
..............\..\dig_clock.fit.qmsg
..............\..\dig_clock.fnsim.hdb
..............\..\dig_clock.fnsim.qmsg
..............\..\dig_clock.hier_info
..............\..\dig_clock.hif
..............\..\dig_clock.lpc.html
..............\..\dig_clock.lpc.rdb
..............\..\dig_clock.lpc.txt
..............\..\dig_clock.map.bpm
..............\..\dig_clock.map.cdb
..............\..\dig_clock.map.ecobp
..............\..\dig_clock.map.hdb
..............\..\dig_clock.map.kpt
..............\..\dig_clock.map.logdb
..............\..\dig_clock.map.qmsg
..............\..\dig_clock.map_bb.cdb
..............\..\dig_clock.map_bb.hdb
..............\..\dig_clock.map_bb.logdb
..............\..\dig_clock.pre_map.cdb
..............\..\dig_clock.pre_map.hdb
..............\..\dig_clock.rpp.qmsg
..............\..\dig_clock.rtlv.hdb
..............\..\dig_clock.rtlv_sg.cdb
..............\..\dig_clock.rtlv_sg_swap.cdb
..............\..\dig_clock.sgate.rvd
..............\..\dig_clock.sgate_sm.rvd
..............\..\dig_clock.sgdiff.cdb
..............\..\dig_clock.sgdiff.hdb
..............\..\dig_clock.sim.cvwf
..............\..\dig_clock.sim.hdb
..............\..\dig_clock.sim.qmsg
..............\..\dig_clock.simfam
..............\..\dig_clock.sld_design_entry.sci
..............\..\dig_clock.sld_design_entry_dsc.sci
..............\..\dig_clock.smart_action.txt
..............\..\dig_clock.syn_hier_info
..............\..\dig_clock.tan.qmsg
..............\..\dig_clock.tis_db_list.ddb
..............\..\dig_clock.tmw_info
..............\..\logic_util_heursitic.dat
..............\..\mux_3nc.tdf
..............\..\prev_cmp_dig_clock.asm.qmsg
..............\..\prev_cmp_dig_clock.eda.qmsg
..............\..\prev_cmp_dig_clock.fit.qmsg
..............\..\prev_cmp_dig_clock.map.qmsg
..............\..\prev_cmp_dig_clock.qmsg
..............\..\prev_cmp_dig_clock.sim.qmsg
..............\..\prev_cmp_dig_clock.tan.qmsg
..............\..\wed.wsf
..............\dig_clock.asm.rpt
..............\dig_clock.done
..............\dig_clock.dpf
..............\dig_clock.eda.rpt
..............\dig_clock.fit.rpt
..............\dig_clock.fit.summary
..............\dig_clock.flow.rpt
..............\dig_clock.map.rpt
..............\dig_clock.map.smsg
..............\dig_clock.map.summary
..............\dig_clock.pin
..............\dig_clock.pof
..............\dig_clock.qpf
..............\dig_clock.qsf
..............\dig_clock.qws
..............\dig_clock.sim.rpt
..............\dig_clock.sof
..............\dig_clock.tan.rpt
..............\dig_clock.tan.summary
..............\dig_clock.v
..............\dig_clock.v.bak
..............\dig_clock.vwf
..............\dig_clock_nativelink_simulation.rpt
..............\incremental_db\compiled_partitions\dig_clock.root_partition.cmp.cdb
..............\..............\...................\dig_clock.root_partition.cmp.dfp
..............\..............\...................\dig_clock.root_partition.cmp.hdb
..............\..............\...................\dig_clock.root_partition.cmp.kpt
..............\..............\...................\dig_clock.root_partition.cmp.logdb
..............\..............\...................\dig_clock.root_partition.cmp.rcfdb
..............\..............\...................\dig_clock.root_partition.cmp.re.rcfdb
..............\..............\...................\dig_clock.root_partition.map.cd
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.