IIC is implemented in fpga.Complete the ISE project file.

IIC_ISE_FPGA\automake.log
............\coregen.log
............\coregen.prj
............\I2C.dhp
............\I2C.npl
............\i2c_master_bit_ctrl.cmd_log
............\i2c_master_bit_ctrl.lso
............\i2c_master_bit_ctrl.ngc
............\i2c_master_bit_ctrl.ngr
............\i2c_master_bit_ctrl.prj
............\i2c_master_bit_ctrl.stx
............\i2c_master_bit_ctrl.syr
............\i2c_master_bit_ctrl.v
............\i2c_master_bit_ctrl.v.bak
............\i2c_master_bit_ctrl_vhdl.prj
............\i2c_master_byte_ctrl.cmd_log
............\i2c_master_byte_ctrl.lso
............\i2c_master_byte_ctrl.ngc
............\i2c_master_byte_ctrl.ngr
............\i2c_master_byte_ctrl.prj
............\i2c_master_byte_ctrl.stx
............\i2c_master_byte_ctrl.syr
............\i2c_master_byte_ctrl.v
............\i2c_master_byte_ctrl.v.bak
............\i2c_master_byte_ctrl_vhdl.prj
............\i2c_master_defines.v
............\i2c_master_defines.v.bak
............\i2c_master_top.cmd_log
............\i2c_master_top.lso
............\i2c_master_top.ngc
............\i2c_master_top.ngr
............\i2c_master_top.prj
............\i2c_master_top.stx
............\i2c_master_top.syr
............\i2c_master_top.v
............\i2c_master_top.v.bak
............\i2c_master_top_vhdl.prj
............\i2c_slave_model.fdo
............\i2c_slave_model.ndo
............\i2c_slave_model.udo
............\i2c_slave_model.v
............\i2c_slave_model.v.bak
............\prjname.lso
............\timescale.v
............\transcript
............\tst_bench_top.v
............\wb_master_model.v
............\wb_master_model.v.bak
............\.ork\glbl\verilog.asm
............\....\....\_primary.dat
............\....\....\_primary.vhd
............\....\glbl
............\....\i2c_slave_model\verilog.asm
............\....\...............\_primary.dat
............\....\...............\_primary.vhd
............\....\i2c_slave_model
............\....\_info
............\work
............\xst\work\hdllib.ref
............\...\....\vlg07\i2c_master_bit_ctrl.bin
............\...\....\vlg07
............\...\....\...5C\i2c_master_byte_ctrl.bin
............\...\....\vlg5C
............\...\....\...67\i2c_master_top.bin
............\...\....\vlg67
............\...\work
............\xst
............\__projnav\coregen.rsp
............\.........\I2C.gfl
............\.........\I2C_flowplus.gfl
............\.........\i2c_master_bit_ctrl.xst
............\.........\i2c_master_byte_ctrl.xst
............\.........\i2c_master_top.xst
............\.........\runXst_tcl.rsp
............\.........\xst_sprjTOstx_tcl.rsp
............\__projnav
............\__projnav.log
IIC_ISE_FPGA

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．