Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

OFDM_code

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 6.21mb
  • Downloaded :0次
  • Author :Bas***
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
ofdm implementation in Verilog
Packet file list
(Preview for download)
TECH\220model.v
....\adder_24.v
....\altera_mf.v
....\c.ver
....\complex.v
....\contents.ver
....\contents_int.ver
....\cyc_rdadd.ver
....\de_int_add.ver
....\deinterleaver_addressrom.v
....\divider_ifft.v
....\fft_RAM.v
....\fft_twd1.v
....\fft_twd2.v
....\fft_twdrom1.ver
....\fft_twdrom2.ver
....\fifo.v
....\fifo_register.v
....\fifo_rsdec.v
....\lpm.v
....\lpm_divide.v
....\my_divider.v
....\PLL.v
....\RAM_64x48.v
....\recout_fifo.v
....\ReedSolomon_decoder
....\...................\altera_mf
....\...................\.........\@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s
....\...................\.........\..........................................\_primary.dat
....\...................\.........\..........................................\_primary.vhd
....\...................\.........\..........................................\verilog.asm
....\...................\.........\@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n
....\...................\.........\...............................................\_primary.dat
....\...................\.........\...............................................\_primary.vhd
....\...................\.........\...............................................\verilog.asm
....\...................\.........\@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n
....\...................\.........\...........................................................\_primary.dat
....\...................\.........\...........................................................\_primary.vhd
....\...................\.........\...........................................................\verilog.asm
....\...................\.........\@m@f_cycloneiii_pll
....\...................\.........\...................\_primary.dat
....\...................\.........\...................\_primary.vhd
....\...................\.........\...................\verilog.asm
....\...................\.........\@m@f_pll_reg
....\...................\.........\............\_primary.dat
....\...................\.........\............\_primary.vhd
....\...................\.........\............\verilog.asm
....\...................\.........\@m@f_ram7x20_syn
....\...................\.........\................\_primary.dat
....\...................\.........\................\_primary.vhd
....\...................\.........\................\verilog.asm
....\...................\.........\@m@f_stratix_pll
....\...................\.........\................\_primary.dat
....\...................\.........\................\_primary.vhd
....\...................\.........\................\verilog.asm
....\...................\.........\@m@f_stratixii_pll
....\...................\.........\..................\_primary.dat
....\...................\.........\..................\_primary.vhd
....\...................\.........\..................\verilog.asm
....\...................\.........\@m@f_stratixiii_pll
....\...................\.........\...................\_primary.dat
....\...................\.........\...................\_primary.vhd
....\...................\.........\...................\verilog.asm
....\...................\.........\_info
....\...................\.........\a_graycounter
....\...................\.........\.............\_primary.dat
....\...................\.........\.............\_primary.vhd
....\...................\.........\.............\verilog.asm
....\...................\.........\alt3pram
....\...................\.........\........\_primary.dat
....\...................\.........\........\_primary.vhd
....\...................\.........\........\verilog.asm
....\...................\.........\altaccumulate
....\...................\.........\.............\_primary.dat
....\...................\.........\.............\_primary.vhd
....\...................\.........\.............\verilog.asm
....\...................\.........\altcam
....\...................\.........\......\_primary.dat
....\...................\.........\......\_primary.vhd
....\...................\.........\......\verilog.asm
....\...................\.........\al
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.