use VHDL language

Example-b8-1
............\Altera_lib_files
............\................\220model.txt
............\................\220model.v
............\................\220model.vhd
............\................\220model_87.vhd
............\................\220pack.vhd
............\................\altera_mf.txt
............\................\altera_mf.v
............\................\altera_mf.vhd
............\................\altera_mf_87.vhd
............\................\altera_mf_components.vhd
............\................\stratix_atoms.v
............\................\stratix_atoms.vhd
............\................\stratix_components.vhd
............\func_sim
............\........\dpram8x32.v
............\........\func_sim.cr.mti
............\........\func_sim.mpf
............\........\func_sim_wave.wlf
............\........\pllx2.v
............\........\pll_ram.v
............\........\pll_ram_tb.v
............\........\transcript
............\........\vsim.wlf
............\........\wave.bmp
............\........\wave.do
............\........\work
............\........\....\dpram8x32
............\........\....\.........\verilog.asm
............\........\....\.........\_primary.dat
............\........\....\.........\_primary.vhd
............\........\....\pllx2
............\........\....\.....\verilog.asm
............\........\....\.....\_primary.dat
............\........\....\.....\_primary.vhd
............\........\....\pll_ram
............\........\....\.......\verilog.asm
............\........\....\.......\_primary.dat
............\........\....\.......\_primary.vhd
............\........\....\pll_ram_tb
............\........\....\..........\verilog.asm
............\........\....\..........\_primary.dat
............\........\....\..........\_primary.vhd
............\........\....\_info
............\pll_ram
............\.......\cmp_state.ini
............\.......\db
............\.......\..\altsyncram_7bc1.tdf
............\.......\..\altsyncram_bvp1.tdf
............\.......\..\pll_ram.asm.qmsg
............\.......\..\pll_ram.cbx.xml
............\.......\..\pll_ram.cmp.cdb
............\.......\..\pll_ram.cmp.hdb
............\.......\..\pll_ram.cmp.kpt
............\.......\..\pll_ram.cmp.logdb
............\.......\..\pll_ram.cmp.rdb
............\.......\..\pll_ram.cmp.tdb
............\.......\..\pll_ram.cmp0.ddb
............\.......\..\pll_ram.db_info
............\.......\..\pll_ram.eco.cdb
............\.......\..\pll_ram.eda.qmsg
............\.......\..\pll_ram.fit.qmsg
............\.......\..\pll_ram.hier_info
............\.......\..\pll_ram.hif
............\.......\..\pll_ram.lpc.html
............\.......\..\pll_ram.lpc.rdb
............\.......\..\pll_ram.lpc.txt
............\.......\..\pll_ram.map.cdb
............\.......\..\pll_ram.map.hdb
............\.......\..\pll_ram.map.logdb
............\.......\..\pll_ram.map.qmsg
............\.......\..\pll_ram.pre_map.cdb
............\.......\..\pll_ram.pre_map.hdb
............\.......\..\pll_ram.rtlv.hdb
............\.......\..\pll_ram.rtlv_sg.cdb
............\.......\..\pll_ram.rtlv_sg_swap.cdb
............\.......\..\pll_ram.sgdiff.cdb
............\.......\..\pll_ram.sgdiff.hdb
............\.......\..\pll_ram.sld_design_entry.sci
............\.......\..\pll_ram.sld_design_entry_dsc.sci
............\.......\..\pll_ram.syn_hier_info
............\.......\..\pll_ram.tan.qmsg
............\.......\..\pll_ram.tis_db_list.ddb
............\.......\..\pll_ram.tmw_info
............\.......\..\pll_ram_cmp.qrpt
............\.......\..\pll_ram_hier_info
............\.......\..\pll_ram_syn_hier_info
............\.......\dpram8x32.v
............\.......\incremental_db
............\.......\..............\compiled_partitions
............\.......\..............\...................\pll_ram.root_partition.map.kpt
............\.......\..............\README
............\.......\pllx2.v
............\.......\pll_ram.asm.rpt
............\.......\pll_ram.done
............\.......\pll_ram.eda.rpt
............\.......\pll_ram.fit.eqn
............\.......\pll_ram.fit.rpt
............\.......\pll_ram.fit.smsg

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．