Introduction - If you have any usage issues, please Google them yourself
Verilog language with digital display test program. By dividing the clock count to make the digital control to 640ms intervals from 1 to F. This package also contains a compressed digital display test program modelsim simulation files.