Introduction - If you have any usage issues, please Google them yourself
Using vhdl hardware description language, simulated UART asynchronous serial interface common means of communication, the actual test in fpga, communication performance is good, there is some reference value of learning!