Language Design with VHDL and verylog an adder, in the Quartus II simulation

exp1.7_adder\adder.qsf
............\Project\adder.asm.rpt
............\.......\adder.bsf
............\.......\adder.done
............\.......\adder.dpf
............\.......\adder.fit.rpt
............\.......\adder.fit.smsg
............\.......\adder.fit.summary
............\.......\adder.flow.rpt
............\.......\adder.map.rpt
............\.......\adder.map.summary
............\.......\adder.pin
............\.......\adder.pof
............\.......\adder.qpf
............\.......\adder.qsf
............\.......\adder.qws
............\.......\adder.sim.rpt
............\.......\adder.sof
............\.......\adder.tan.rpt
............\.......\adder.tan.summary
............\.......\adder.tcl
............\.......\adder.vhd
............\.......\adder.vwf
............\.......\Block1.bdf
............\.......\db\adder.asm.qmsg
............\.......\..\adder.asm_labs.ddb
............\.......\..\adder.cbx.xml
............\.......\..\adder.cmp.bpm
............\.......\..\adder.cmp.cdb
............\.......\..\adder.cmp.ecobp
............\.......\..\adder.cmp.hdb
............\.......\..\adder.cmp.logdb
............\.......\..\adder.cmp.rdb
............\.......\..\adder.cmp.tdb
............\.......\..\adder.cmp0.ddb
............\.......\..\adder.cmp2.ddb
............\.......\..\adder.db_info
............\.......\..\adder.eco.cdb
............\.......\..\adder.eds_overflow
............\.......\..\adder.fit.qmsg
............\.......\..\adder.fnsim.cdb
............\.......\..\adder.fnsim.hdb
............\.......\..\adder.fnsim.qmsg
............\.......\..\adder.hier_info
............\.......\..\adder.hif
............\.......\..\adder.map.bpm
............\.......\..\adder.map.cdb
............\.......\..\adder.map.ecobp
............\.......\..\adder.map.hdb
............\.......\..\adder.map.logdb
............\.......\..\adder.map.qmsg
............\.......\..\adder.map_bb.cdb
............\.......\..\adder.map_bb.hdb
............\.......\..\adder.map_bb.hdbx
............\.......\..\adder.map_bb.logdb
............\.......\..\adder.pre_map.cdb
............\.......\..\adder.pre_map.hdb
............\.......\..\adder.psp
............\.......\..\adder.root_partition.cmp.atm
............\.......\..\adder.root_partition.cmp.dfp
............\.......\..\adder.root_partition.cmp.hdbx
............\.......\..\adder.root_partition.cmp.logdb
............\.......\..\adder.root_partition.cmp.rcf
............\.......\..\adder.root_partition.map.atm
............\.......\..\adder.root_partition.map.hdbx
............\.......\..\adder.root_partition.map.info
............\.......\..\adder.rtlv.hdb
............\.......\..\adder.rtlv_sg.cdb
............\.......\..\adder.rtlv_sg_swap.cdb
............\.......\..\adder.sgdiff.cdb
............\.......\..\adder.sgdiff.hdb
............\.......\..\adder.signalprobe.cdb
............\.......\..\adder.sim.cvwf
............\.......\..\adder.sim.hdb
............\.......\..\adder.sim.qmsg
............\.......\..\adder.sim.rdb
............\.......\..\adder.simfam
............\.......\..\adder.sld_design_entry.sci
............\.......\..\adder.sld_design_entry_dsc.sci
............\.......\..\adder.syn_hier_info
............\.......\..\adder.tan.qmsg
............\.......\..\adder.tis_db_list.ddb
............\.......\..\adder.tmw_info
............\.......\..\prev_cmp_adder.asm.qmsg
............\.......\..\prev_cmp_adder.fit.qmsg
............\.......\..\prev_cmp_adder.map.qmsg
............\.......\..\prev_cmp_adder.qmsg
............\.......\..\prev_cmp_adder.tan.qmsg
............\.......\..\wed.wsf
............\.......\pins for adder.txt
............\Verilog File\adder.v
............\............\adder_TB.v
............\.HDL File\adder.vhd
............\Project\db
............\Project
............\Verilog File
............\VHDL File
exp1.7_adder

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．