The program is a verilog realize fpga of traffic light is applicable to cycloneII chips available for beginners to learn verilog fpga languages as reference, not only can display the clock can adjust clock minute hand a second hand

数字跑表
........\.sopc_builder
........\.............\filters.xml
........\db
........\..\digital_clock_top.asm.qmsg
........\..\digital_clock_top.asm_labs.ddb
........\..\digital_clock_top.cbx.xml
........\..\digital_clock_top.cmp.bpm
........\..\digital_clock_top.cmp.cdb
........\..\digital_clock_top.cmp.ecobp
........\..\digital_clock_top.cmp.hdb
........\..\digital_clock_top.cmp.kpt
........\..\digital_clock_top.cmp.logdb
........\..\digital_clock_top.cmp.rdb
........\..\digital_clock_top.cmp.tdb
........\..\digital_clock_top.cmp0.ddb
........\..\digital_clock_top.cmp2.ddb
........\..\digital_clock_top.cmp_merge.kpt
........\..\digital_clock_top.db_info
........\..\digital_clock_top.eco.cdb
........\..\digital_clock_top.fit.qmsg
........\..\digital_clock_top.hier_info
........\..\digital_clock_top.hif
........\..\digital_clock_top.lpc.html
........\..\digital_clock_top.lpc.rdb
........\..\digital_clock_top.lpc.txt
........\..\digital_clock_top.map.bpm
........\..\digital_clock_top.map.cdb
........\..\digital_clock_top.map.ecobp
........\..\digital_clock_top.map.hdb
........\..\digital_clock_top.map.kpt
........\..\digital_clock_top.map.logdb
........\..\digital_clock_top.map.qmsg
........\..\digital_clock_top.map_bb.cdb
........\..\digital_clock_top.map_bb.hdb
........\..\digital_clock_top.map_bb.logdb
........\..\digital_clock_top.merge.qmsg
........\..\digital_clock_top.pre_map.cdb
........\..\digital_clock_top.pre_map.hdb
........\..\digital_clock_top.rtlv.hdb
........\..\digital_clock_top.rtlv_sg.cdb
........\..\digital_clock_top.rtlv_sg_swap.cdb
........\..\digital_clock_top.sgdiff.cdb
........\..\digital_clock_top.sgdiff.hdb
........\..\digital_clock_top.sld_design_entry.sci
........\..\digital_clock_top.sld_design_entry_dsc.sci
........\..\digital_clock_top.syn_hier_info
........\..\digital_clock_top.tan.qmsg
........\..\digital_clock_top.tis_db_list.ddb
........\..\digital_clock_top.tmw_info
........\..\prev_cmp_digital_clock.qmsg
........\..\prev_cmp_digital_clock_top.asm.qmsg
........\..\prev_cmp_digital_clock_top.fit.qmsg
........\..\prev_cmp_digital_clock_top.map.qmsg
........\..\prev_cmp_digital_clock_top.merge.qmsg
........\..\prev_cmp_digital_clock_top.tan.qmsg
........\digital_clock.qpf
........\digital_clock.qws
........\digital_clock_top.asm.rpt
........\digital_clock_top.bsf
........\digital_clock_top.cdf
........\digital_clock_top.done
........\digital_clock_top.dpf
........\digital_clock_top.fit.rpt
........\digital_clock_top.fit.smsg
........\digital_clock_top.fit.summary
........\digital_clock_top.flow.rpt
........\digital_clock_top.map.rpt
........\digital_clock_top.map.smsg
........\digital_clock_top.map.summary
........\digital_clock_top.merge.rpt
........\digital_clock_top.pin
........\digital_clock_top.pof
........\digital_clock_top.qsf
........\digital_clock_top.sof
........\digital_clock_top.tan.rpt
........\digital_clock_top.tan.summary
........\digital_clock_top.v
........\digital_clock_top.v.bak
........\incremental_db
........\..............\compiled_partitions
........\..............\...................\digital_clock_top.root_partition.cmp.atm
........\..............\...................\digital_clock_top.root_partition.cmp.dfp
........\..............\...................\digital_clock_top.root_partition.cmp.hdbx
........\..............\...................\digital_clock_top.root_partition.cmp.kpt
........\..............\...................\digital_clock_top.root_partition.cmp.logdb
........\..............\...................\digital_clock_top.root_partition.cmp.rcf
........\..............\...................\digital_clock_top.root_partition.map.atm
........\..............\...................\digital_clock_top.root_partition.map.dpi
........\..............\...................\digital_clock_top.root_partition.map.hdbx
........\..............\...................\digital_clock_top.root_partition.map.kpt
........\..............\README
........\sopc_builder_log.txt
........\stp1.stp

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．