FPGA implementation using FIFO to achieve large amounts of data cache, a large amount of data to facilitate exchange.

异步FIFO及verilog原码_1.mht
异步FIFO及verilog原码_2.mht
D触发器.mht
Gray code原理_veriolg代码实现.mht
Verilog编码规范.mht
状态机写法总结非index与index写法.mht

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．