Introduction - If you have any usage issues, please Google them yourself
Verilog language, Quartus can be correctly downloaded to the FPGA to be completed by PC and FPGA transceivers continuous string of data, and implement local loop, asynchronous serial communication