Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog

shizhong

  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 231kb
  • Downloaded :0次
  • Author :z****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
The design of real-time clock, the clock through the SPI bus to change the initial value.
Packet file list
(Preview for download)
shishizhong\.lso
...........\clock.v
...........\clock2.v
...........\netgen\synthesis\TOP_module_synthesis.nlf
...........\......\.........\TOP_module_synthesis.v
...........\regester.v
...........\runnian.v
...........\shishizhong.ise
...........\shishizhong.ise_ISE_Backup
...........\shishizhong.ntrc_log
...........\SPI.v
...........\testREG.v
...........\test_clock2.v
...........\test_spi.v
...........\test_top.v
...........\test_TOPmodule.v
...........\top.v
...........\TOP_module.cmd_log
...........\TOP_module.lso
...........\TOP_module.ngc
...........\TOP_module.ngr
...........\TOP_module.prj
...........\TOP_module.stx
...........\TOP_module.syr
...........\TOP_module.v
...........\TOP_module.xst
...........\TOP_module_summary.html
...........\xst\dump.xst\TOP_module.prj\ntrc.scr
...........\...\work\hdllib.ref
...........\...\....\vlg13\runnian.bin
...........\...\....\...20\clock.bin
...........\...\....\...4C\_t_o_p__module.bin
...........\...\....\...52\clock2.bin
...........\...\....\...65\regester.bin
...........\...\....\....F\top.bin
...........\...\....\...74\_s_p_i.bin
...........\_xmsgs\netgen.xmsgs
...........\......\xst.xmsgs
...........\__ISE_repository_shishizhong.ise_.lock
...........\xst\dump.xst\TOP_module.prj\ngx\notopt
...........\...\........\..............\...\opt
...........\...\........\..............\ngx
...........\...\........\TOP_module.prj
...........\...\work\vlg13
...........\...\....\vlg20
...........\...\....\vlg4C
...........\...\....\vlg52
...........\...\....\vlg65
...........\...\....\vlg6F
...........\...\....\vlg74
...........\netgen\synthesis
...........\xst\dump.xst
...........\...\projnav.tmp
...........\...\work
...........\netgen
...........\xst
...........\_xmsgs
shishizhong
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.