Hot Search : Source embeded web remote control p2p game More...
Location : Home Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
  • Category : VHDL-FPGA-Verilog
  • Tags :
  • Update : 2012-11-26
  • Size : 7.77mb
  • Downloaded :0次
  • Author :吴****
  • About : Nobody
  • PS : If download it fails, try it again. Download again for free!
Download1 Download2
Don't use download software fo downloading.
If download fail,Try it again for free.
Introduction - If you have any usage issues, please Google them yourself
Nanjing University of EDA test multifunction digital clock+ alarm+ dds+ am AM.
Packet file list
(Preview for download)
eda实验,电子线路实验\clk_wyt\add_naozhong.bsf
.....................\.......\add_naozhong.vhd
.....................\.......\baoshi.bsf
.....................\.......\baoshi.vhd
.....................\.......\change.bsf
.....................\.......\change.vhd
.....................\.......\change_naozhong.bsf
.....................\.......\change_naozhong.vhd
.....................\.......\clk.bdf
.....................\.......\clk.bsf
.....................\.......\clk_beep_1k.bdf
.....................\.......\clk_beep_1k.bsf
.....................\.......\clk_beep_500.bdf
.....................\.......\clk_beep_500.bsf
.....................\.......\clk_naozhong.bdf
.....................\.......\clk_naozhong.bsf
.....................\.......\clk_wyt.asm.rpt
.....................\.......\clk_wyt.cdf
.....................\.......\clk_wyt.done
.....................\.......\clk_wyt.dpf
.....................\.......\clk_wyt.fit.rpt
.....................\.......\clk_wyt.fit.smsg
.....................\.......\clk_wyt.fit.summary
.....................\.......\clk_wyt.flow.rpt
.....................\.......\clk_wyt.map.rpt
.....................\.......\clk_wyt.map.summary
.....................\.......\clk_wyt.merge.rpt
.....................\.......\clk_wyt.pin
.....................\.......\clk_wyt.pof
.....................\.......\clk_wyt.qpf
.....................\.......\clk_wyt.qsf
.....................\.......\clk_wyt.qws
.....................\.......\clk_wyt.sim.rpt
.....................\.......\clk_wyt.sof
.....................\.......\clk_wyt.tan.rpt
.....................\.......\clk_wyt.tan.summary
.....................\.......\clock_basic.bdf
.....................\.......\db\add_sub_nsh.tdf
.....................\.......\..\altsyncram_fqu.tdf
.....................\.......\..\clk_wyt.asm.qmsg
.....................\.......\..\clk_wyt.cbx.xml
.....................\.......\..\clk_wyt.cmp.bpm
.....................\.......\..\clk_wyt.cmp.cdb
.....................\.......\..\clk_wyt.cmp.ecobp
.....................\.......\..\clk_wyt.cmp.hdb
.....................\.......\..\clk_wyt.cmp.logdb
.....................\.......\..\clk_wyt.cmp.rdb
.....................\.......\..\clk_wyt.cmp.tdb
.....................\.......\..\clk_wyt.cmp0.ddb
.....................\.......\..\clk_wyt.cmp_bb.cdb
.....................\.......\..\clk_wyt.cmp_bb.hdb
.....................\.......\..\clk_wyt.cmp_bb.logdb
.....................\.......\..\clk_wyt.cmp_bb.rcf
.....................\.......\..\clk_wyt.dbp
.....................\.......\..\clk_wyt.db_info
.....................\.......\..\clk_wyt.eco.cdb
.....................\.......\..\clk_wyt.eds_overflow
.....................\.......\..\clk_wyt.fit.qmsg
.....................\.......\..\clk_wyt.fnsim.hdb
.....................\.......\..\clk_wyt.fnsim.qmsg
.....................\.......\..\clk_wyt.hier_info
.....................\.......\..\clk_wyt.hif
.....................\.......\..\clk_wyt.map.bpm
.....................\.......\..\clk_wyt.map.cdb
.....................\.......\..\clk_wyt.map.ecobp
.....................\.......\..\clk_wyt.map.hdb
.....................\.......\..\clk_wyt.map.logdb
.....................\.......\..\clk_wyt.map.qmsg
.....................\.......\..\clk_wyt.map_bb.cdb
.....................\.......\..\clk_wyt.map_bb.hdb
.....................\.......\..\clk_wyt.map_bb.logdb
.....................\.......\..\clk_wyt.merge.qmsg
.....................\.......\..\clk_wyt.pre_map.cdb
.....................\.......\..\clk_wyt.pre_map.hdb
.....................\.......\..\clk_wyt.psp
.....................\.......\..\clk_wyt.pss
.....................\.......\..\clk_wyt.rtlv.hdb
.....................\.......\..\clk_wyt.rtlv_sg.cdb
.....................\.......\..\clk_wyt.rtlv_sg_swap.cdb
.....................\.......\..\clk_wyt.sgdiff.cdb
.....................\.......\..\clk_wyt.sgdiff.hdb
.....................\.......\..\clk_wyt.signalprobe.cdb
.....................\.......\..\clk_wyt.sim.cvwf
.....................\.......\..\clk_wyt.sim.hdb
.....................\.......\..\clk_wyt.sim.qmsg
......
Related instructions
  • We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
  • The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
  • Please use Winrar for decompression tools
  • If download fail, Try it againg or Feedback to us.
  • If downloaded content did not match the introduction, Feedback to us,Confirm and will be refund.
  • Before downloading, you can inquire through the uploaded person information

Nothing.

Post Comment
*Quick comment Recommend Not bad Password Unclear description Not source
Lost files Unable to decompress Bad
*Content :
*Captcha :
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.