A digital clock programmed with VHDL.This module is the top-level module, it utilizes the Component instantiation of VHDL to incorporate all submodules into a complete digital clock.It is one of my total 9 modules that are used to design a digital clock.

ADigCLK\ADigCLK.asm.rpt
.......\ADigCLK.done
.......\ADigCLK.fit.rpt
.......\ADigCLK.fit.summary
.......\ADigCLK.flow.rpt
.......\ADigCLK.jpg
.......\ADigCLK.map.rpt
.......\ADigCLK.map.summary
.......\ADigCLK.pin
.......\ADigCLK.pof
.......\ADigCLK.qpf
.......\ADigCLK.qsf
.......\ADigCLK.qws
.......\ADigCLK.tan.rpt
.......\ADigCLK.tan.summary
.......\ADigCLK.vhd
.......\ADigCLK.vhd.bak
.......\ADigCLK.vwf
.......\db\add_sub_3kh.tdf
.......\..\add_sub_bph.tdf
.......\..\add_sub_pnh.tdf
.......\..\ADigCLK.asm.qmsg
.......\..\ADigCLK.asm.rdb
.......\..\ADigCLK.cbx.xml
.......\..\ADigCLK.cmp.cdb
.......\..\ADigCLK.cmp.hdb
.......\..\ADigCLK.cmp.logdb
.......\..\ADigCLK.cmp.rdb
.......\..\ADigCLK.cmp.tdb
.......\..\ADigCLK.cmp0.ddb
.......\..\ADigCLK.db_info
.......\..\ADigCLK.eco.cdb
.......\..\ADigCLK.fit.qmsg
.......\..\ADigCLK.hier_info
.......\..\ADigCLK.hif
.......\..\ADigCLK.lpc.html
.......\..\ADigCLK.lpc.rdb
.......\..\ADigCLK.lpc.txt
.......\..\ADigCLK.map.cdb
.......\..\ADigCLK.map.hdb
.......\..\ADigCLK.map.logdb
.......\..\ADigCLK.map.qmsg
.......\..\ADigCLK.pre_map.cdb
.......\..\ADigCLK.pre_map.hdb
.......\..\ADigCLK.rpp.qmsg
.......\..\ADigCLK.rtlv.hdb
.......\..\ADigCLK.rtlv_sg.cdb
.......\..\ADigCLK.rtlv_sg_swap.cdb
.......\..\ADigCLK.sgate.rvd
.......\..\ADigCLK.sgate_sm.rvd
.......\..\ADigCLK.sgdiff.cdb
.......\..\ADigCLK.sgdiff.hdb
.......\..\ADigCLK.sim.hdb
.......\..\ADigCLK.sim.qmsg
.......\..\ADigCLK.sld_design_entry.sci
.......\..\ADigCLK.sld_design_entry_dsc.sci
.......\..\ADigCLK.smart_action.txt
.......\..\ADigCLK.syn_hier_info
.......\..\ADigCLK.tan.qmsg
.......\..\ADigCLK.tis_db_list.ddb
.......\..\ADigCLK.tmw_info
.......\..\logic_util_heursitic.dat
.......\..\prev_cmp_ADigCLK.asm.qmsg
.......\..\prev_cmp_ADigCLK.fit.qmsg
.......\..\prev_cmp_ADigCLK.map.qmsg
.......\..\prev_cmp_ADigCLK.qmsg
.......\..\prev_cmp_ADigCLK.tan.qmsg
.......\..\wed.wsf
.......\incremental_db\compiled_partitions\ADigCLK.root_partition.map.kpt
.......\..............\README
.......\..............\compiled_partitions
.......\db
.......\incremental_db
ADigCLK

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．