Continue chapter01, from entry to the project are given some examples of applications that can help beginners learn instance by hardware description language to understand and master the basics.

Chapter-2\2.1\adder
.........\...\adder.cr.mti
.........\...\adder.mpf
.........\...\adder.v
.........\...\adder_testbench.v
.........\...\transcript
.........\...\vsim.wlf
.........\...\chart\Thumbs.db
.........\...\.....\嗾2-2.bmp
.........\...\.....\表2-1.bmp
.........\...\chart
.........\...\wave\Thumbs.db
.........\...\....\adder.bmp
.........\...\....\adder_testbench.bmp
.........\...\wave
.........\...\.ork\_info
.........\...\....\adder\_primary.dat
.........\...\....\.....\_primary.vhd
.........\...\....\.....\verilog.asm
.........\...\....\adder
.........\...\....\....._testbench\_primary.dat
.........\...\....\...............\_primary.vhd
.........\...\....\...............\verilog.asm
.........\...\....\adder_testbench
.........\...\work
.........\2.1
.........\..2\full_add.cr.mti
.........\...\full_add.mpf
.........\...\full_add.v
.........\...\full_add_testbench.v
.........\...\transcript
.........\...\vsim.wlf
.........\...\chart\Thumbs.db
.........\...\.....\嗾2-4.bmp
.........\...\.....\表2-2.bmp
.........\...\chart
.........\...\wave\Thumbs.db
.........\...\....\full_add.bmp
.........\...\....\full_add_testbench.bmp
.........\...\wave
.........\...\.ork\_info
.........\...\....\full_add\_primary.dat
.........\...\....\........\_primary.vhd
.........\...\....\........\verilog.asm
.........\...\....\full_add
.........\...\....\........_testbench\_primary.dat
.........\...\....\..................\_primary.vhd
.........\...\....\..................\verilog.asm
.........\...\....\full_add_testbench
.........\...\work
.........\2.2
.........\..3\adder4.cr.mti
.........\...\adder4.mpf
.........\...\adder4.v
.........\...\adder4_testbench.v
.........\...\transcript
.........\...\vsim.wlf
.........\...\chart\Thumbs.db
.........\...\.....\嗾2-7.bmp
.........\...\chart
.........\...\wave\Thumbs.db
.........\...\....\adder4.bmp
.........\...\....\adder4_testbench.bmp
.........\...\wave
.........\...\.ork\_info
.........\...\....\adder4\_primary.dat
.........\...\....\......\_primary.vhd
.........\...\....\......\verilog.asm
.........\...\....\adder4
.........\...\....\......_testbench\_primary.dat
.........\...\....\................\_primary.vhd
.........\...\....\................\verilog.asm
.........\...\....\adder4_testbench
.........\...\work
.........\2.3
.........\..4\coun4_testbench.v
.........\...\count4.cr.mti
.........\...\count4.mpf
.........\...\count4.v
.........\...\transcript
.........\...\vsim.wlf
.........\...\chart\Thumbs.db
.........\...\.....\嗾2-10.bmp
.........\...\chart
.........\...\wave\Thumbs.db
.........\...\....\coun4.bmp
.........\...\....\coun4_testbench.bmp
.........\...\wave
.........\...\.ork\_info
.........\...\....\coun4_testbench\_primary.dat
.........\...\....\...............\_primary.vhd
.........\...\....\...............\verilog.asm
.........\...\....\coun4_testbench
.........\...\....\....t4\_primary.dat
.........\...\....\......\_primary.vhd
.........\...\....\......\verilog.asm
.........\...\....\count4
.........\...\work
.........\2.4
.........\..5\count60.cr.mti

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．