Introduction - If you have any usage issues, please Google them yourself
VHDL Lab 3 – Arithmetic & State Machines
In this lab we will look at arithmetic circuits that add, subtract, and multiply numbers. Each type of circuit will be implemented in two ways: first by writing VHDL code that describes the required functionality, and second by making use of predefined subcircuits from Altera’s library of parameterized modules (LPMs). The results produced for various implementations will be compared, both in terms of the circuit structure and its speed of operation. In the final part of this lab, we introduce the requirement for a Test Bench.