Program doc List Page 277

Program doc list

Sort by ：

« 1 2 ... .72 .73 .74 .75 .76 277.78 .79 .80 .81 .82 ... 2189 »

Linux-experiments Downloaded：0: This article is a specialized information on the Linux experiment, which has detailed specific instruction operation, very suitable for beginners
Date : 2025-05-25 Size : 339kb User : lbhnnyxy
ofdm-bpsk-with-mmse Downloaded：0: matlab code for ofdm bpsk communication with mmse equalization
Date : 2025-05-25 Size : 1kb User : ghore
FPGA_FSK Downloaded：0: 2FSK prepared by the VHDL modulation and demodulation module, has been verified through
Date : 2025-05-25 Size : 522kb User : wisdom
QPSK-by-FPGA Downloaded：0: Implementation of FPGA modulation and demodulation based on QPSK, using VHDL language
Date : 2025-05-25 Size : 1.3mb User : wisdom
AlReader2.Win32.ru Downloaded：0: COde of city bug COde of city bug
Date : 2025-05-25 Size : 4.78mb User : Le0n777
DSP_zeropading Downloaded：0: The Fast Fourier Transform (FFT) is one of the most used tools in electrical engineering analysis, but certain aspects of the transform are not widely understood–even by engineers who think they understand the FFT. Some
Date : 2025-05-25 Size : 189kb User : mojtaba
communicatin-project Downloaded：0: analog modulation techniques are: Amplitude modulation (AM) (here the amplitude of the carrier signal is varied in accordance to the instan eous amplitude of the modulating signal) Double-sideband modulation (DSB) Double
Date : 2025-05-25 Size : 94kb User : mojtaba
FDM Downloaded：0: FDM General presentation of MATLAB environment – Introduction – describing ... Examples of multirate signal processing: interface between TDM and FDM, subband.
Date : 2025-05-25 Size : 25kb User : mojtaba
superhet Downloaded：0: Superheterodyne refers to a method of designing and building wireless communications or broadcast equipment, particularly radio receivers. Sometimes a receiver employing this technology is called a superheterodyne or sup
Date : 2025-05-25 Size : 2kb User : mojtaba
pll Downloaded：0: A phase-locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input signal. While there are several differing types, it is easy to initially vi
Date : 2025-05-25 Size : 11kb User : mojtaba
ns3.pdf.tar Downloaded：0: It is all about ns3. It has some basic concepts.
Date : 2025-05-25 Size : 467kb User : senthil sabari
Algorithms_Comm_Systems Downloaded：0: The motivation for this book is twofold. On the one hand, we provide a didactic tool to students of communications systems. On the other hand, we present a discussion of fundamental algorithms and structures for telecomm
Date : 2025-05-25 Size : 18.37mb User : equalization

« 1 2 ... .72 .73 .74 .75 .76 277.78 .79 .80 .81 .82 ... 2189 »

Search in result